

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
1 June 2006 (01.06.2006)


PCT

(10) International Publication Number  
WO 2006/058082 A1

- (51) International Patent Classification:  
G01R 31/319 (2006.01)
- (21) International Application Number:  
PCT/US2005/042473
- (22) International Filing Date:  
22 November 2005 (22.11.2005)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
60/630,111 22 November 2004 (22.11.2004) US  
11/063,078 22 February 2005 (22.02.2005) US
- (71) Applicant (for all designated States except US): TERA-DYNE, INC. [US/US]; 321 Harrison Avenue, Boston, MA 02118 (US).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): REICHERT, Peter A. [US/US]; Teradyne, Inc., 321 Harrison Avenue, Boston, MA 02118 (US).
- (74) Agent: WALSH, Edmund, J.; Wolf, Greenfield & Sacks, P.C., 600 Atlantic Avenue, Boston, MA 02210-2206 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: INSTRUMENT WITH INTERFACE FOR SYNCHRONIZATION IN AUTOMATIC TEST EQUIPMENT



(57) Abstract: A test system with multiple instruments. Some instruments act as controller instruments and others act as controlled instruments. Each instrument includes a clock generator that synthesizes one or more local clocks from a reference clock. The reference clock is a relatively low frequency clock that can be inexpensively but accurately generated and distributed to all of the instruments. A communication link between instruments is provided. Timing circuits within instruments that are to exchange time information are synchronized to establish a common time reference. Thereafter, instruments communicate time dependent commands or status messages asynchronously over the communication link by appending to each message a time stamp reflecting a time expressed relative to the common time reference. The test system includes digital instruments that contain pattern generators that send command messages to analog instruments, which need not include pattern generators. The architecture simplifies design of analog instruments and avoids redesign of analog instrument as pattern rates of digital instruments change.

WO 2006/058082 A1



**Declarations under Rule 4.17:**

- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*
- *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))*

**Published:**

- *with international search report*

- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**INSTRUMENT WITH INTERFACE FOR SYNCHRONIZATION**  
**IN AUTOMATIC TEST EQUIPMENT**

**RELATED APPLICATIONS**

5           This application claims priority under 35 U.S.C. § 119(e) to U.S. Provisional Application Serial No.60/630,111, entitled "INSTRUMENT SYNCHRONIZATION FOR AUTOMATIC TEST EQUIPMENT," filed on November 22, 2004, which is herein incorporated by reference in its entirety. This case is related to AUTOMATIC TEST SYSTEM WITH SYNCHRONIZED INSTRUMENTS, filed February 22, 2005, which is  
10       herein incorporated by reference in its entirety.

**FIELD OF THE INVENTION**

          The invention relates generally to automatic test equipment and more particularly to control of instruments within a test system.

15

**BACKGROUND OF THE INVENTION**

          Semiconductor devices are tested, often multiple times, during their manufacture. A piece of automatic test equipment, referred to as a "tester," is used to generate test signals that stimulate a device under test (DUT) and to measure the response. The tester determines  
20       whether a DUT is operating properly by comparing the response evoked by a carefully controlled test pattern with an expected response.

          To fully test devices, the tester should generate and measure signals such as may be found in the operating environment of those devices. Increasing complexity of semiconductor chips has required that automatic test equipment also generate and measure  
25       more complex signals. Most semiconductor devices generate or respond to high speed digital signals. Many devices, such as disk drive controllers and processors for video signals, also generate or respond to analog signals. Entire systems, containing both analog and digital electronics, are now widely implemented on single semiconductor devices.

          Automatic test equipment must now generate both digital and analog signals.  
30       Accordingly, test equipment is typically made to contain multiple instruments. Each instrument performs a specific function, such as generating high speed digital signals or producing an analog waveform that has a programmed characteristic. Multiple instruments are installed in a tester to provide the combination of analog and digital signals needed to test a particular device. Creating instruments that provide separate test functions provides a

flexible way to create a test system that can generate and measure a set of test signals required for testing virtually any semiconductor device.

However, assembling a test system from separate instruments creates an additional challenge for test system designers because the actions of the various instruments must be coordinated. For a test system to properly evaluate test results on a semiconductor device, it is often necessary for the tester to determine both that a specific signal was detected and that the signal occurred at a specific time in relation to a certain stimulus. Coordinated operation of the instruments is necessary for signals to be generated and measured with specific time relationships.

One way to coordinate instruments is to provide centralized circuitry that provides a reference clock and commands to all instruments. A circuit in a tester that provides a series of commands to control the generation and measurement of test signals is called a "pattern generator."

There is often a practical limit to the frequency of a reference clock that can be reliably fanned out to many instruments in a test system, which can be undesirable. Events that are timed relative to edges of a clock may be specified with a resolution limited by the period of the clock. Lower frequency clocks have longer periods and therefore provide less timing resolution.

Where greater timing resolution is desired, it is known to use an "interpolator." An interpolator is a circuit that can track an interval that is a fraction of a period of a clock. However, interpolators must be accurate and stable. Designing and building interpolators in a test system therefore presents complexities not present when times are measured relative to a digital clock.

A variation on the approach of using a centrally created clocking architecture is employed in the Catalyst™ mixed-signal semiconductor test system, manufactured by Teradyne, Inc., of Boston, Massachusetts. The architecture is shown generally in FIG. 1 and includes a reference clock generator 8 that generates a clock that is distributed, or fanned out, to a plurality of digital and analog channel cards 10 and 12, respectively. Each analog or digital card may be considered a separate instrument, though it should be appreciated that an instrument is a logical concept and that an instrument may be implemented on multiple circuit cards or, alternatively, may be implemented on a single circuit card along with other circuitry.

Signals generated by a centralized pattern generator 14 are fanned out with the reference clock to the channel cards. Pattern generator 14 issues commands that are to be performed by each instrument. A command may be generated for each instrument for each cycle of the reference clock.

5           Clock signals for the digital cards are fed to timing circuitry 16, which drives waveform formatting circuitry 18 to produce digital signals for application to the device-under-test (DUT, not shown). The analog cards 12, on the other hand, receive the remotely generated digital reference clock signal and synthesize an analog clock through analog clock module (ACM) 19. The local analog clock  $A_0$  drives functional circuitry on one or more  
10 analog instruments.

One form of the analog clock is described in U.S. Patent No. 6,188,253, entitled Analog Clock Module, assigned to the assignee of the present invention, and expressly incorporated herein by reference in its entirety. Each analog instrument may have its own clock and therefore operate at its own frequency, which could be higher than the frequency of  
15 the reference clock.

In a variation of the design shown in FIG. 1, each instrument includes a pattern generator. The pattern generators operate synchronously, based on the reference clock signal. Each pattern generator outputs commands or “events” for its specific instrument at the required time.

20           A further variation is for each instrument to include a local clock generator to drive its own pattern generator. The local clock generator may produce clocks of different frequencies. However, it is necessary that the pattern generators start in a coordinated fashion.

Published patent application WO/03042710 entitled “CLOCK ARCHITECTURE  
25 FOR A FREQUENCY BASED TESTER” (which is hereby incorporated by reference in its entirety) describes a system for coordinating the operation of pattern generators operating at different frequencies. The approach in that published application employs a synchronization signal, called DSYNC, in connection with a reference clock to “align” all of the local clocks at a specific time.

30           A need exists in the art for a test system in which operation of multiple instruments is readily synchronized.

### SUMMARY OF INVENTION

In one aspect, the invention relates to an instrument for an automatic test system in which a communication link carries messages. The instrument has an interface comprising a reference clock input and a port to connect to the communication link. The instrument also  
5 includes a clock generator, the clock generator coupled to and adapted to receive a local clock from the reference clock input and outputting a local clock; a timing circuit, clocked by the local clock, having an input to receive a value representative of a time and an output, the timing circuit asserting the output at a time represented by the value received at the input; and  
10 a message processing circuit having an input coupled to the port and an output coupled to the input of the timing circuit.

In another aspect, the invention relates to an integrated circuit comprising an interface adapted for use in an instrument for automatic test equipment having functional circuitry that executes a function in response to a command. The integrated circuit includes a reference clock input; a communication link input; a command output; a clock generator, the clock  
15 generator receiving the reference clock input and outputting a local clock; a timing circuit, clocked by the local clock, having an input to receive a value representative of a time and an output coupled to the command output, the timing circuit asserting the output at a time represented by a value applied to the input; and a message processing circuit having an input coupled to the communication link input and an output coupled to the input of the timing  
20 circuit.

### BRIEF DESCRIPTION OF DRAWINGS

The accompanying drawings are not intended to be drawn to scale. In the drawings, each identical or nearly identical component that is illustrated in various figures is  
25 represented by a like numeral. For purposes of clarity, not every component may be labeled in every drawing. In the drawings:

FIG. 1 is a block diagram of a conventional clock architecture for a semiconductor tester;

FIG. 2 is a block diagram of a clock architecture according to one form of the present  
30 invention;

FIG. 3 is a simplified block diagram of the clock architecture of FIG. 2;

FIG. 4A is a timing diagram illustrating alignment of a local clock;

FIG. 4B is a diagram illustrating synchronization of watches;

FIG. 5 is a block diagram of circuitry interfacing two instruments; and

FIG. 6 is a flow chart illustrating a communication process between two instruments.

#### DETAILED DESCRIPTION

This invention is not limited in its application to the details of construction and the  
5 arrangement of components set forth in the following description or illustrated in the  
drawings. The invention is capable of other embodiments and of being practiced or of being  
carried out in various ways. Also, the phraseology and terminology used herein is for the  
purpose of description and should not be regarded as limiting. The use of "including,"  
"comprising," or "having," "containing," "involving," and variations thereof herein, is meant  
10 to encompass the items listed thereafter and equivalents thereof as well as additional items.

Referring more specifically to FIG. 2, an embodiment of the invention is described in  
relation to a semiconductor tester, generally designated 20, that includes a computer  
workstation 22, and a testhead 24 (in phantom). The testhead houses a plurality of electronic  
board assemblies for generating and measuring test signals, including central card 26,  
15 distribution card 28, and multiple instrument cards 30.

As illustrated in FIG. 2, the central card 26 feeds signals to distribution card 28 for  
distribution to an array of instrument cards 30. The central card 26 includes a computer  
interface 32 that ties the workstation 22 to the testhead board assemblies, and a reference  
clock generator 34 that generates a reference clock, denoted RCLK. The reference clock  
20 generator may comprise, for example, a 100 MHz crystal oscillator. Computer interface 32  
allows the tester to be interfaced to a computer work station 22, through which a user may  
develop test programs that can be loaded into tester 20. Computer work station 22 provides a  
user with other capabilities, such as initiating execution of previously developed test  
programs or analyzing test results.

25 The central card 26 includes control circuitry that generates control signals responsive  
to commands from the workstation. One of the control signals comprises a "DSYNC" signal.  
The reference clock signal and the DSYNC signal are fanned-out, or distributed, along  
DSYNC and RCLK fan-out circuitry 36 and 38, respectively, disposed on the distribution of  
card 28. Distribution of these signals allows pattern generators on multiple instruments to be  
30 started in unison as in the above referenced application WO/03042710.

The instruments on instrument cards 30 may be digital or analog instruments or may  
perform functions involving digital and analog signals. Instrument 30A depicts a digital  
instrument, also called a "channel card." A channel card may contain electronic resources for  
multiple tester channels. A test system is likely to include multiple channel cards.

Further referring to FIG. 2, each channel card 30A includes a clock module 42. Clock module 42 may be programmed to generate one or more clocks of a desired frequency from RCLK. In the described embodiment, each of the clocks generated by a clock module 42 is intended to be used "locally," i.e. within the instrument or board containing the clock generator. A clock generator may generate clocks of several different frequencies. Because all of the clocks are generated from the same source, the clocks may be considered synchronous with each other. The clock module may be similar in construction to the analog clock module described in U.S. Patent Number 6,188,253, previously incorporated by reference herein.

The local clocks may be derived through direct digital synthesis using a phase locked loop driven by a numeric counter oscillator (NCO) as described in currently pending US Patent Application 10/748,488, entitled MULTI-STAGE NUMERIC COUNTER OSCILLATOR, filed December 29, 2003, which is hereby incorporated by reference in its entirety. That application describes a numeric counter oscillator that may be used in a direct digital synthesis circuit to derive one or more local clocks of a programmable frequency from the reference clock.

Each instrument card includes circuitry to perform the desired function of the instrument. In the case of a digital instrument such as 30A, the functional circuitry includes timing circuitry 47, and formatting/pin electronics circuitry 48. This circuitry can generate and measure digital signals for testing DUT 90.

In addition, digital instrument 30A includes a pattern generator 46. Pattern generator 46 provides a sequence of commands that control the functional portions of instrument 30A. Pattern generator 46 may provide branching in response to certain conditions or execute other conditional functions based on a status of the test system. Pattern generator 46 is clocked by a clock from local clock module 40 and may therefore provide instructions at a programmable rate, which may be higher than the frequency of the reference clock.

In addition, instrument 30A includes an instrument synchronization link (ISL) interface 320A as will be described in greater detail below. ISL interface 320A allows pattern generator 46 to communicate with other instruments. Pattern generator 46 may send commands to be executed by the functional circuitry of other instruments or receive status information from other instruments that may, for example, be used to control conditional branching.

Other instruments may have different functional circuitry, depending on the specific function to be implemented by the instrument. In the described embodiment, each instrument card includes a clock module 42.

Each instrument in the described embodiment also includes an interface to the ISL.  
5 Some instruments may be a source of messages transmitted through the ISL. Others may be a destination for messages transmitted through the ISL. Instruments may be constructed with ISL interfaces that transmit only or that receive only or that both transmit and receive messages through the ISL. Alternatively, it may be desirable to construct a single integrated circuit that performs all ISL functions and use that integrated circuit on all instruments that  
10 require any of the ISL functions. For instruments that do not use any ISL functions, the ISL interface may be omitted entirely.

Some instruments may contain a pattern generator having the same form as pattern generator 46. In one embodiment, each pattern generator is programmed with the specific commands that instrument needs to execute during a test. However, not all instruments  
15 contain pattern generators. The instruments that do not contain pattern generators may receive commands over the ISL based on the programs stored in pattern generators of other instruments. Accordingly, each pattern generator may be programmed with commands for multiple instruments in the system to execute.

In one embodiment, digital instruments contain pattern generators and analog  
20 instruments do not. Such a division is desirable because it allows the pattern generators for digital instruments to be redesigned each time a digital instrument operating at a higher speed is designed without requiring changes on analog instruments. However, such a partitioning of the design is not required.

More generally, some instruments will act as controllers that send commands to other  
25 instruments. Other instruments will act as controlled instruments that receive commands from other sources. Generally, controlled instruments will not have pattern generators or will not have pattern generators operating at the same rate as those in the digital instruments.

Coordinated operation of all instruments is often desired. Local clocks in multiple instruments may be synchronized as described in the above mentioned patent application  
30 WO/03042710. As shown in FIG. 3, a reference clock, RCLK and a synchronization signal DSYNC, are distributed to multiple instruments, such as 30A, 30B and 30C. The DSYNC signal identifies a particular edge in the RCLK signal which is taken as a reference time by each instrument. Once the local clocks are aligned to a common time reference, each instrument may have a "watch" that tracks time by counting pulses of a local clock.

Events within the tester occurring on different instruments may be coordinated by reference to time as tracked by the local watches. For example, a first instrument may send a command to a second instrument. The time of execution of that command may be specified relative to the local watch of the first instrument. If the local watch on the second instrument is synchronized to the local watch on the first instrument, event controller circuitry 320 on the second instrument can initiate execution of the command at the appropriate time by monitoring the local watch on the second instrument. The appropriate time can be ascertained even if the instruments contain clock modules generating local clocks of different frequencies.

By establishing a common time reference, the signals that convey the commands or other messages need not be transmitted synchronously. A relatively low cost and simple asynchronous communication link may be employed that relies on time values in messages — rather than arrival times of certain signals — to control timing of events.

FIG. 3 shows that the instrument synchronization link (ISL) shown in FIG. 2 is formed by a communications network. Here, that network has lines, such as 310A, 310B and 310C, connected to each of the instruments such as 30A, 30B and 30C. Connections to the network may be made in any suitable manner. For example, each ISL interface may have a port or other connection point. A port may be formed physically by a connector attached to the instrument such that lines carrying signals on the ISL may be readily coupled to the instrument. In the case where ISL lines are physically implemented as traces in a backplane or other printed circuit board in the tester, the port could be implemented as a backplane connector. Where the lines of the ISL are implemented as discrete cables, the port may be implemented as a discrete connector, such as an RJ-45 receptacle. Communication between instruments is facilitated by router 300 that passes signals from a line connected to an instrument acting as a source of a message to the lines connected to the instruments intended to be the destination of the message.

Various implementations of communication lines and routers are known. Because synchronization need not be provided by the characteristics of the transmission media, the specific implementation of the communication line and the router is not critical to the invention. For example, each of the communication lines 310A...310C may be a high speed serial line, such as is sometimes called a SerDes line. Firewire and USB2 are examples of standard SerDes communication protocols. Communication over lines 310A...310C could use such a standard protocol. But, a protocol requiring fewer overhead bits is used in the described embodiment to provide lower latency for message transmissions.

Here, the communication lines operate in excess of 1Gbps and messages are packet based. Each packet may include various fields to facilitate communication. For example, a packet may include a header with a source and destination ID. Each instrument may have its own ID value that could be used to specify the source and the destination of a particular message.

A packet may also include a field for a command value. The command value may specify the action for the instrument identified in the destination field to perform. In one embodiment, each instrument has a microcode store that contains multiple microcode sequences corresponding to various operations the instrument may perform. The command specifies a particular microcode sequence. The instrument executes a command by executing the specified microcode sequence from the store.

A command field may also signal a status to another instrument. For example, an instrument may place a value in the command field indicating that it detected a failure or that it completed a measurement. The instrument receiving this command value may then respond appropriately, such as by transferring the results of the measurement to a processor or altering execution of a test pattern to reflect the failure.

In the illustrated embodiment, packets also include a time value, sometimes called a "time stamp." When the command field indicates an event to be executed, the time stamp indicates the time at which this event should happen. When the command field indicates a status, the time stamp may indicate the time at which a conditional operation, such as a branch to be taken in response to that status, should be performed. As described above, the local watches in all the instruments are synchronized so that each instrument can communicate time values relative to the same DSYNC event.

Packets may include further fields. For example, a checksum field or other fields may be added for error detection or error correction. Multiple messages, each communicating a command or status event, may be included in one packet. Each such message could have its own time stamp.

In the illustrated embodiment, the ISL includes a router 300. Router 300 may be implemented to operate according to any convenient algorithm. For example, router 300 may receive each inbound message and transmit an outbound message on a specific line based on the destination value in the packet header.

In the embodiment of FIG. 3, instruments 30A and 30B are illustrated as digital channel cards. Each includes a pattern generator, 46A and 46B respectively. Instrument 30C represents an analog instrument. Analog instrument 30C as illustrated in FIG. 3 does not

include a separate pattern generator. Analog instrument 30C includes an event controller connected to local clock module 42C, which contains sufficient circuitry to receive and respond to commands and/or send status messages. The event controller 320 is described in greater detail in connection with FIG. 5, below.

5           The pattern generators in the digital instruments contain programs that specify the sequence of operations to be performed during testing of a device. In the illustrated embodiment, these programs specify operations to be performed by both analog and digital instruments. They may specify, for example, that a certain analog source is to generate a sine wave of a desired frequency at a certain time relative to an event in a digital channel or that a  
10 receiver is to start capturing the output of a DUT at a particular time relative to an event in the digital channel.

FIGS. 4A and 4B illustrate the process by which local watches in two instruments are synchronized. As described above, each instrument may include a clock module to generate one or more local clocks. In the described embodiment, each clock module receives a  
15 reference clock, RCLK, and a synchronization signal, DSYNC.

FIG. 4A illustrates that the DSYNC signal identifies a specific edge of the reference clock signal at time  $E_1$ . Preferably, the RCLK and DSYNC signals will be distributed to each of the clock modules such that the clock module in each of the instruments can identify time  $E_1$  as a reference time.

20           FIG. 4A also illustrates the signal LCLKA. LCLKA represents a local clock generated by a clock module. LCLKA is shown to have a shorter period than RCLK. Accordingly, counting pulses of LCLKA allows a watch to track time with relatively high resolution.

LCLKA is aligned with the reference clock. As described in the above referenced  
25 patents and patent application, it is known to align a local clock signal with the reference clock signal on the occurrence of the DSYNC signal. In the example used herein, LCLKA is generated with a DDS circuit that includes an NCO. At time  $E_1$ , the NCO is set to a predetermined value to establish a phase for LCLKA relative RCLK. Prior to time  $E_1$ , LCLKA may not be aligned with RCLK, meaning that there is no deterministic relationship  
30 between the edges of LCLKA and RCLK or that the relationship is not known. However, some settling time after  $E_1$ , the signal LCLKA becomes aligned with RCLK. As shown, LCLKA has a different period than RCLK. Thus, alignment of clocks does not require that all edges be coincident. Rather, as used herein, the term implies that there is a relationship between edges that is repeatable each time a test program is executed.

After this settling interval an edge of the signal LCLKA is used to set the local watch. Here, that edge is illustrated at time  $E_2$ . The time  $E_2$  occurs a delay,  $D_{AT}$ , after the time  $E_1$ . In the described embodiment, the clock module generates local clocks using phase locked loop circuitry. After any change in the input or settings of the phase locked loop, the output of the phase locked loop may contain jitter or otherwise not be predictable. The delay,  $D_{AT}$ , allows the phase locked loop to settle to a predictable value.

The delay  $D_{AT}$  can be determined because the clock generation circuit includes an NCO portion, which is implemented with digital circuitry and therefore has a deterministic output even during the settling interval. Therefore, the interval  $D_{AT}$  can be measured by counting cycles of the NCO, even though the output of the phase locked loop is not stable during that interval. The specific number of cycles in the settling interval will depend on the specific design of the clock module.

In the illustrated embodiment, the accumulator within the NCO is reset to zero at time  $E_1$  and cycles through the NCO are counted until a sufficient interval has passed that the output of the phase locked loop will be stable. At the end of the settling interval, the local watch is loaded with a value equal to the settling interval  $D_{AT}$ . In this way, the watch tracks time with the time  $E_1$  identified by the DSYNC signal acting as the zero time reference.

In the embodiment described herein, the process of FIG. 4A is used to set a watch in each instrument that may act as a controller instrument. WATCHA represents the watch in a controller instrument. At time  $E_1$ , WATCHA has a value 402. The value 402 is indeterminate because WATCHA has not been set at that time. FIG. 4A shows that at time  $E_2$ , WATCHA is loaded with the value 404, representing the delay,  $D_{AT}$ . Thereafter, WATCHA increments for each pulse of LCLKA, with the amount of each increment reflecting the length of a period of LCLKA. For example, value 406 shows WATCHA one pulse of LCLKA after value 404.

Controlled instruments may also include local clocks that clock watches on those instruments. However, for those watches to be useful in identifying times, they must be synchronized to the watch in the controller instrument. FIG. 4A shows a local clock LCLKB in a controlled instrument LCLKB. It may be, but need not be, of the same frequency as LCLKA. For the most accurate and repeatable tracking of time within the test system, it is preferable the LCLKB be aligned with LCLKA. Also, a WATCHB on the controlled instrument should be loaded with a time value that corresponds with the value in a WATCHA on the controller instrument.

FIG. 4A shows that the values 412 and 414 in WATCHB at times  $E_1$  and  $E_2$  are indeterminate, because they have not been synchronized to WATCHA. Also, FIG. 4A shows that local clocks LCLKA and LCLKB may not be aligned, meaning that there is not necessarily a known relationship between the edges of LCLKA and LCLKB.

5           Despite the fact that WATCHB initially has indeterminate values, a controlled instrument may track time using a LOW\_RES watch. The LOW\_RES watch has a lower resolution than WATCHA in the controller instrument. However, the LOW\_RES watch can be readily synchronized to WATCHA and used to synchronize WATCHA to WATCHB. FIG. 4A identifies this low resolution watch as LOW\_RES. At time  $E_1$  LOW\_RES watch  
10           takes on a value 408. Time  $E_1$  is taken as the reference point for WATCHA. Accordingly, LOW\_RES watch is given a value of zero at time  $E_1$ . A controlled instrument may readily identify the time  $E_1$  in the described embodiments because all instruments receive the RCLK and DSYNC signals.

          LOW\_RES watch increments one count for each cycle of RCLK. In the illustrated  
15           embodiment, LOW\_RES watch contains a field 418 that tracks time with the same resolution as field 416, representing the most significant bits of WATCHA. Accordingly, FIG. 4A shows that after WATCHA is set at time  $E_2$ , the value in field 418 approximates the value in field 416 of WATCHA. Differences may be attributed to rounding linked to the fact that WATCHA represents time with greater resolution than LOW\_RES watch and that LCLK and  
20           RCLK edges occur at different times.

          In FIG. 4A, LOW\_RES watch is shown with fields 420 and 422 having indeterminate values. These fields represent the least significant fields of LOW\_RES and represent more bits of resolution than LOW\_RES watch can produce. Accordingly, their values are not shown and they can be assumed to be zero to allow a ready comparison between the values in  
25           WATCHA and LOW\_RES watch. Fields 420 and 422 need not be included in an implementation of LOW\_RES watch.

          FIG. 4B illustrates the process by which a controller instrument may synchronize its local watch, here designated WATCHA, with a local watch on a controlled instrument, here designated WATCHB. The process involves the controller instrument sending a command to  
30           the controlled instrument indicating that WATCHB should be synchronized with WATCHA. The command includes a time stamp 450, which identifies the time at which the synchronization should occur as well as the synchronization value.

          At some time, denoted  $E_3$  in FIG. 4B, the controller instrument computes a time stamp 450 that is sent to the controlled instrument in a command. At time  $E_3$ , WATCHA is

shown to have the value 430. At time  $E_3$ , the value 434 in WATCHB is still indeterminate. The LOW\_RES watch on the controlled instrument has a value 432. The value 432 approximates the value 430 to the limits of resolution of LOW\_RES watch.

5 The value in WATCHA at time  $E_3$  is used to compute a time stamp 450. Time stamp 450 is computed by adding some offset to the value in WATCHA at the time the time stamp 450 is computed. The amount of the offset is preferably sufficiently long to allow a message containing the time stamp to be transmitted from the controller instrument to the controlled instrument. In this way, the time stamp 450 will represent a time that occurs after the controlled instrument receives the synchronization command.

10 In the embodiment illustrated in FIG. 4B, the time stamp 450 includes fields 452 and 454. WATCHA includes fields 416 and 456 that have the same number of bits as fields 452 and 454, respectively. WATCHA includes additional bits in field 458. The additional bits in field 458 represent additional resolution with which WATCHA tracks time, but bits with that resolution are, in the pictured embodiment, truncated in computing the value of time stamp  
15 450.

The value in time stamp 450 may be used to identify the time at which the resynchronize watches command should be executed. The most significant bits of time stamp 450 in field 452 represent time with the same resolution as LOW\_RES watch. At some time, denoted  $E_4$  in FIG. 4B, LOW\_RES watch takes on a value 456 matching the bits in field 452  
20 of time stamp 450. By comparing the value in LOW\_RES watch to the value in field 452 of time stamp 450, a controlled instrument may identify the time  $E_4$ .

The value represented by time stamp 450 occurs a time  $R_1$  after time  $E_4$ . This time is represented in FIG. 4B as  $E_5$ . To generate a local clock with a reference edge at time  $E_5$ , the local clock must be aligned at time  $E_4$  with a value that will create the same effect as aligning  
25 an edge of the local clock at time  $E_5$ . LCLKB is aligned at time  $E_4$  by setting the value in the NCO of the DDS circuit used to generate LCLKB to a value based on  $R_1$ . Conceptually, an interval  $R_1$  after time  $E_4$  (e.g., time  $E_5$ ), the NCO should be at "zero," indicating an edge of LCLKB should occur. Even though LCLKB is not available at time  $E_4$  or  $E_5$ , the values in the timing circuitry of the controlled instrument are set so that when the circuitry settles and  
30 LCLKB is generated, LCLKB will have a phase as if it had an edge at time  $E_5$ .

Some settling interval is then required. The settling interval is illustrated in FIG. 4B as  $D_{AT2}$ .

The end of the settling interval is illustrated at time  $E_6$ . At time  $E_6$ , WATCHB is loaded with an initial value and clocked with LCLKB. WATCHB is loaded with a time that

represents the value of time stamp 450 in the synchronization command plus the delay  $D_{AT2}$ . In this way, WATCHB is loaded with a value having a deterministic relationship to the value in WATCHA and is thereafter clocked by LCLKB, which has a repeatable relationship to the local clock that clocks WATCHA. In this way, WATCHB is synchronized to WATCHA.

5 In the example of FIG. 4B, a possible source of variation results from truncation of the value used to create time startup 450. As described above, an amount  $R_2$  is truncated from the time stamp before it is transmitted. Thus, when WATCHB is synchronized to WATCHA, WATCHB is loaded with a value that is smaller than the value in WATCHA by an amount  $R_2$ . The value of  $R_2$  may vary each time a test program is repeated. Precision  
10 with which commands can be repeatedly executed can be increased by storing the remainder  $R_2$  and using it to adjust any time stamp values in commands from a controller instrument to a controlled instrument in which the watches are synchronized according to the process shown in FIG. 4B.

Turning now to FIG. 5, a block diagram of an interface circuit that can be used to  
15 communicate commands between a source board 510 and a destination board 540 is shown. Source board 510 includes functional circuitry 590 and destination board 540 includes functional circuitry 592. In the embodiment where source and destination boards 510 and 540 are instruments, the functional circuitry executes the functions required for the instrument and may be circuitry as now known in the art or as later developed to perform  
20 functions used to test semiconductor devices. For example, source board 510 may be a digital instrument 30A and destination board 540 may be an analog instrument 30C and each may contain functional circuitry appropriate for generating and measuring digital or analog signals, respectively.

Here, source board 510 is shown to have pattern generator 46A that generates  
25 commands to control the functional circuitry 590. Destination board 540 is shown without a pattern generator. Pattern generator 46A generates commands for destination board 540. Those commands are communicated to destination board 540 over the ISL.

A communication path between the boards is provided through router 330, which is part of the ISL. Source board 510 includes an interface circuit 320A to facilitate  
30 communication over the ISL. Destination board 540 includes an interface circuit 320B. Each interface circuit 320A and 320B may be implemented as one or more ASICs or other integrated circuit chips.

Interface 320A includes PHY 530 and interface 320B includes PHY 550. PHY 530 and PHY 550 are the circuitry needed to manage communication according to the selected

protocol of the ISL. This circuitry performs functions traditionally performed in the hardware components of a network interface, such as forming messages into packets, checking parity, driving and receiving data over the physical network connection, retransmitting packets upon an error and passing valid packets received to the next higher  
5 level of the network for processing. PHY 530 and 550 can also verify that messages comply with the format of the selected protocol. For example, they may check that source or destination ID's correspond to valid source and destination ID's in the tester. Or, they may check that the value in the time stamp field of a message represents a valid future time.

Transmission of a packet in this example is initiated by pattern generator 46A  
10 indicating an "event" is to happen. The event indicates that the instrument on destination board 540 is to perform a command. In addition to specifying the event to occur, pattern generator 46A indicates a time when the event is to occur. In the illustrated embodiment, the time of the event is an offset from the current time.

The offset is provided to a time stamper circuit 516. Time stamper circuit 516  
15 computes a time stamp indicating the time at which destination board 540 is to execute the command and passes this time stamp, along with the indication of the event, to PHY 530 for transmission. The current time for interface 320A is kept in WATCHA 514.

The "watch" may be implemented in any convenient way, but preferably includes a circuit that records passage of time based on a clock signal. Preferably, the watch is clocked  
20 by a clock that is synchronous with the clock that drives pattern generator 46A. The watch may be implemented simply as a counter with a small amount of control circuitry to reset and load the counter to perform the functions described herein. In the illustrated embodiment, WATCHA 514 is clocked by local clock LCLKA generated by a local clock module 42A. The number of bits of resolution with which each watch tracks time is not critical to the  
25 invention. Each watch preferably has a number of bits that allows it to track time with a resolution equal to or smaller than the period of the clock driving that watch. Preferably, all clocks will have at least as many bits of resolution as the time stamps in messages passed from instrument to instrument. However, individual instruments may track time with greater or lesser precision.

30 Destination board 540 includes a WATCHB 552. WATCHB 552 keeps time relative to local clock LCLKB. It is not necessary that LCLKA and LCLKB be clocks of the same frequency. Rather, it is sufficient that WATCHA 514 and WATCHB 552 either output time in the same format or that the time values in the format generated by WATCHA 514 and WATCHB 552 be converted to some common time format before time stamps generated

relative to one watch are compared to the time kept by a different watch. Here, WATCHA and WATCHB are synchronized according to the process illustrated in FIGS. 4A and 4B.

In the illustrated embodiment, the value stored WATCHA 514 is augmented by the remainder value  $R_2$  stored at the last synchronization of watches. This value is stored in a register 518. As described above in connection with FIG. 4B, the remainder  $R_2$  represents a difference between the time tracked in WATCHA and the time tracked in WATCHB that is introduced by truncating the value used to create a time stamp for the synchronize watches command. By adding this remainder value to the time used to create the time stamp for all commands after the synchronize watches command, the truncation has no effect on the time at which destination board 540 responds to a command.

FIG. 5 shows a ganged switch 519 at the input and output of remainder register 518. Switch 519 represents that in some cycles the remainder value  $R_2$  is derived from a value in WATCHA 514. In the cycles when  $R_2$  is being stored the value in register 518 is not used to adjust the time in WATCHA 514. Here, switch 519 represents any circuitry that performs the desired function.

In computing the time stamp, the value in WATCHA is also augmented by a latency value stored in register 512. The latency value is selected to be longer than the maximum transmission delay for a message from source board 510 to any other destination board 540. Preferably, the latency value is fixed. Test systems are generally calibrated for fixed delays between instruments. Accordingly introduction of a fixed delay does not introduce any errors in timing, but helps ensure that the destination board does not receive a message specifying execution of a command at a time that passed while the message was being transmitted over the ISL.

When a packet is sent by source board 510 to destination board 540, the packet passes through PHY 550. As above, PHY 550 is hardware dedicated to managing network functions. When PHY 550 receives a valid packet, the contents of the packet are communicated to higher level circuitry. As illustrated, a packet containing a message indicating an event to be executed is passed to time un-stamper 556.

Time un-stamper 556 outputs control signals to the rest of the circuitry on destination board 540 when an event specified in a command is to be executed. A line carrying a control signal that causes functional circuitry 592 to execute an event is pictured. It should be appreciated that destination board 540 may respond to many types of commands requiring control signals to be sent to other circuitry on destination board 540. For example, it is described above that a controlled instrument may receive a synchronize watches commands.

Such a command triggers alignment of clocks within clock module 42C and loading values into WATCHB. Therefore, control signals may also run from time un-stamper 556 to clock module 42C and WATCH B 552. Lines carrying other control signals may be present, but are not shown for clarity.

5            Multiplexer 560 is controlled to provide a value to time un-stamper based on the synchronization process in FIG. 4B. Time un-stamper 556 monitors the time input to identify when the time specified in a time stamp is reached. At this time, time un-stamper 556 asserts the appropriate control signals.

Time un-stamper 556 receives a current time value through multiplexer 560.

10          Multiplexer 560 is steered based on the command to be executed. For a synchronize watches command, time values are derived from LOW\_RES watch 558. For all other commands, time values may be provided from WATCHB 552. Multiplexer 560 represents any circuit that provides the value of to LOW\_RES watch 448 to time un-stamper 556 before WATCHB is synchronized and provides the value in WATCHB 552 after it is synchronized.

15          Low resolution watch 558 counts pulses of RCLK and is reset upon assertion of the DSYNC signal as described in FIG. 4A. Low resolution watch 558 may be a separate hardware element from local watch 552. Alternatively, low resolution watch 550 may be a logical construct implemented by using only the high order bits of local watch 552.

20          When a packet transmitted over the ISL specifies an event to be performed by functional circuitry 592, time un-stamper 556 outputs the command portion of that packet to the functional circuitry 592 in the instrument at the time specified in the time stamp. The instrument may process the command output by time un-stamper 556 in the same way that prior art instruments responded to commands output by pattern generators. In one embodiment, the event signal indexes a microcode memory based on the command value and starts a sequencer that successively retrieves and executes microcode instructions from the memory.

25          Various implementations of time un-stamper 556 are possible. Time un-stamper 556 may contain a single unit with a register to store the time stamp from a message and to temporarily store the command value. The unit may include a digital comparator that compares the time stamp to the appropriately offset value from the local watch. Control circuitry may monitor the output of the comparator and pass the command value to the output when the time values match. Other interface circuitry may be included to signal the rest of the circuitry in the instrument to execute the command.

However, more complex implementations are possible. For example, the time un-stamper may include multiple units so that multiple commands may be scheduled for the instrument. Time un-stamper would then output each command to be executed at the time indicated by its corresponding time stamp. Multiple time un-stamper units may also allow  
5 commands to be processed in an order other than the order received.

FIG. 6 is a flow chart illustrating the process by which a system, such as an automatic test system as shown in FIGs. 2 or 3, may operate.

The process includes two parallel sub-processes shown as sub-process 620 and sub-process 650. In the example of FIG. 6, sub-process 620 is executed in the ISL interface 320A  
10 (FIG. 5) of a controller instrument. Sub-process 650 is implemented in the ISL interface 320B (FIG. 5) of a controlled instrument.

At step 610, a local clock within the controller instrument is aligned with RCLK. A process as illustrated above in connection with FIG. 4A may be performed to align the clock. Within the controlled instrument, step 652 may be performed at the same time. At step 652, a  
15 LOW\_RES watch is reset and controlled to begin counting pulses of RCLK.

The controlled instrument then waits at step 656 to receive a command over the ISL. At step 622, the controller instrument waits for the alignment delay time as illustrated in FIG. 4A.

At step 624, a watch within the controller instrument is loaded with the alignment  
20 delay time and that watch starts running.

At step 626, the controller instrument sends a "synchronize watches" command to the controlled instrument over the ISL. This command may be sent in response to a command programmed in a pattern generator on the controller instrument. The synchronization command includes a time stamp as indicated at 416 in FIG. 4B.

25 At step 658, the controlled instrument receives the command over the ISL and waits until the low resolution watch indicates a time that matches the most significant bits of the time stamp in the synchronize watches command.

At step 660, the value to be loaded into the NCO used to generate LCLKB is computed. The value is computed such that, if the value is loaded into the NCO at time  $E_4$ ,  
30 LCLKB, when finally generated, has a phase, as if it had an edge at time  $E_5$ . As illustrated by FIG. 4B, this value depends on the value of  $R_1$ . It also depends on the frequency of the clock used to clock that NCO and may depend on other factors relating to the design of the clock generation circuit.

At the alignment time indicated by the LOW-RES watch, the controlled instrument aligns its local clock at step 662. Alignment of the clock at step 662 is performed by loading the computed value into the NCO.

At step 664 the controlled instrument waits an alignment delay time, such as is  
5 indicated by  $D_{AT2}$  in FIG. 4B. After the alignment delay time, the process continues to step 666. At this step, WATCHB is loaded with a value representing the sum of the time stamp in the resynchronized watches command and the alignment delay time used at step 664. Thereafter, the WATCHB maybe clocked by the local clock in the controlled instrument.

Subprocess 650 continues at step 668, where the controlled instrument waits for  
10 further commands from the controller instrument.

On the controller instrument, the process proceeds from step 626 to step 632. At step 632, the remainder reflecting the truncated portion  $R_2$  shown in FIG. 4B is stored. The remainder may be stored, for example, in a register such as 518 (FIG. 5).

Sub-process 620 continues on the controller instrument at step 634. At step 634, the  
15 interface circuit waits for a command to send to another instrument. In the embodiment shown in FIG. 5, interface circuit 320A may receive commands from pattern generator 46A. When interface circuit 320A receives a command, the process proceeds to step 636.

At step 636 the interface circuit computes the time stamp to be transmitted along with the command. For an interface circuit shown in the embodiment of FIG. 5, the time stamp is  
20 computed by adding to the current time stored in the local watch, the remainder value stored at step 632 and a predetermined latency to an offset that is programmed in the pattern generator.

At step 638, interface circuit 320A forms a packet including the time stamp computed at step 636 and transmits the packet over the ISL.

Interface circuit 320B on the controlled instrument waits at step 668 until a command  
25 is received. When the command is received over the ISL, the process continues at step 670. At that step, the time stamp from the packet received over the ISL is loaded into a time un-stamper, such as 556 (FIG. 5).

At step 672, the time un-stamper waits until the time stored in the local watch  
30 provided to the time un-stamper has a time value matching the time stamp stored at step 670. When the stored time stamp matches the time on the local watch, the process continues at step 674.

At step 674, time un-stamper 556 asserts control signals for functional circuitry 592 that cause a command specified in the packet sent at step 638 to be executed by functional circuitry 592.

The process may continue in this way with the controller instrument generating  
5 additional commands and the controlled instrument responding to those commands. The specific commands executed may depend on the type of functional circuitry within the instruments. The additional commands executed may include the synchronize watches command, which may occur more than once during the operation of the tester.

The described embodiment provides several advantages. The architecture described  
10 above enables commands to be asynchronously communicated between instruments, meaning that the time of execution of the command does not depend directly on the time the command is received. Precise synchronization is provided – with less than 10 picoseconds of resolution and preferably less than 1 picosecond of resolution. Yet, the only clock distributed throughout the test system is relatively low frequency. The reference clock is preferably less  
15 than 200 MHz and preferably 125MHz or less. A currently contemplated embodiment has a reference clock of 100 MHz. An accurate, low frequency clock can be generated with less expensive circuitry than a higher frequency clock and is more easily routed throughout the test system.

Further, the architecture shown in FIG. 3 decouples the design for analog instrument  
20 30C from the design of the pattern generators used in the test system 20. Advantageously, an analog instrument developed for a system employing the architecture of FIG. 3 may be used in any test system designed with the same architecture. Such a capability is important where it is necessary to frequently change the design of digital instruments to allow operation at higher clock rates. A significant cost savings is provided to both manufacturers and users of  
25 automatic test equipment if instrument designs can be carried forward from one generation of test equipment to the next. Even further advantage is obtained where the interfaces to instruments can be maintained from generation to generation. If the design and interface remains the same, the same physical boards containing the instruments may be directly moved from one test system to another test system.

30 Further, the use of a third party instruments may be more readily facilitated. The third party instruments could be integrated into a test system with a relatively compact interface that includes the event controller such as is shown in FIG. 5. Such an interface may be constructed on a single integrated circuit chip or a small number of chips or otherwise conveniently packaged as a circuit module. The interface may optionally include a local

clock module. A tester manufacturer may provide the interface to third party instrument suppliers who could incorporate them into instruments. Instruments using the defined interface may then be readily incorporated into test systems.

Further, the above architecture allows many other desirable features to be easily  
5 implemented. For example, it is not necessary that messages on the communication links between instruments be directed to a single instrument at a time. Broadcast messaging may be implemented by defining a destination ID that could be included in a packet to indicate that all instruments in the system should receive and process the packet. Each instrument may receive and respond to messages with either their own ID or the broadcast ID in the  
10 destination field of the message. Preferably, when a group of controlled instruments receives a command, all instruments in the group have watches that have been synchronized to the watch in the instrument sending the command.

Further, a limited form of broadcast messaging may be employed to create “pattern groups.” Messages with a “pattern group” ID in the destination field would be responded to  
15 by all instruments in a group assigned that ID. For example, all of the instruments that receive commands from a particular pattern generator may be assigned to one pattern group. In this way, a single message addressed generally to the pattern group would synchronize the watches in all of the instruments in the group.

An advantage of pattern group addressing is that it allows a user to program the tester  
20 with multiple “logical pattern generators.” Each logical pattern generator could be programmed to have an independent test flow. For example, in testing a semiconductor device with a fast bus and a slow bus, the circuitry to generate and measure signals to test the fast bus may be on instruments assigned to one pattern group. The circuitry to generate and measure signals to test the slow bus may be on instruments assigned to a second pattern  
25 group. Both buses could be tested simultaneously, but the programs to test each bus could be written independently and stored in separate pattern generators for independent execution.

An instrument may belong to more than one pattern group, though arbitration may be employed in such a scenario to ensure that no single instrument simultaneously received inconsistent commands or more commands than it could process. For example, destination  
30 ID’s that allow messages to be sent to instruments in multiple pattern groups would allow the pattern groups to be synchronized.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various

changes in form and detail may be made therein without departing from the spirit and scope of the invention.

For example, various physical implementations of a communication link are possible. SerDes lines are shown as single lines. Such lines used may be implemented with twisted pair, coax, optical fiber or any other suitable physical medium. Further, two lines may be used to allow two-way communication between pattern generators and event controllers. Or, a single duplexed line may be used. Alternatively, it may be adequate to provide for only one-way communication from pattern generators to event controllers. Moreover, it is not necessary that the communication link be serial. Other forms of communications networks may be used. It is described that a packet switched network is employed, but embodiments may be constructed using other types of networks.

Each instrument is shown to have one clock module. An instrument may have more than one clock module. Further, the described embodiment shows that each digital instrument includes a pattern generator. Not all digital instruments must have a pattern generator to obtain benefits of the invention. Some digital instruments may receive commands from pattern generators on other digital instruments. For example, some digital instruments may generate relatively low frequency patterns while others generate high frequency patterns. The low frequency instruments may receive commands from the higher frequency ones. Alternatively, some or all of the digital instruments may receive commands from a central pattern generator. Even when all digital instruments contain pattern generators, it still may be desirable for some digital instruments to send commands or status messages to others.

In FIG. 4B, prior to a synchronization of watches, a low resolution watch is used. After synchronization, WATCHB tracks time with a resolution equal to the period of LCLKB, i.e. a high resolution watch. Alternatives exist for implementing WATCHB and a LOW\_RES watch. Separate hardware may be used to implement the low resolution and the high resolution watches. Alternatively, the same hardware may be used for both the low resolution watch and the low resolution portion of the high resolution watch.

Further, the ISL is shown to connect instruments to each other. Other parts of the system may be connected to the instruments through the ISL. For example, the master region board may be connected to the ISL to allow communication with instruments or to allow commands from computer work station 22 to be communicated over the ISL.

The ISL is shown implemented with a router. A router is not required. Similar functionality may be provided with any packet switching circuit or circuit switching circuitry.

Alternatively, every instrument may receive every packet and select only the packets addressed to it. However, having a router or similar switching circuit reduces the rate at which each instrument must process packets. It also facilitates broadcast addressing and pattern groups because each can be implemented by programming an address translation table in the switching circuitry without the need to reprogram logic on each instrument.

Where synchronization is achieved by aligning edges of two clocks, either clock may be delayed until one of its edges has the desired time relationship with an edge of the other clock. Likewise, clocks and other timing circuits may be implemented by circuits that count up or count down. Accordingly adding time values may result in larger or smaller numbers, depending on how the times are tracked.

Also, it is not necessary that all time un-stampers in a test system measure time with the same precision or that each time un-stamper measure time with the same precision as the time stamp in a message. It is possible that a time un-stamper may output an event indication when a local clock reaches a time equal to only some number of the most significant bits in the time stamp of a message. The time un-stamper may, along with an indication that an event is to be performed, provide to the functional circuit the remaining least significant bits of the time stamp. The functional part of the instrument may use the remaining least significant bits as an offset and execute the command at a time offset from the event signal by that amount.

Some time values are shown offset by multiple values. Also, various operations are described in which an offset is added to one of the time values on one instrument synchronized to another instrument. Coordinated operation may be achieved by subtracting the same amount from the other value. Neither the order nor the location in which offsets are combined is critical. For example, FIG. 5 shows remainder and latency values added to the outputs of local watches. These values could be introduced within the local watches. Or, these values may be introduced within the circuitry that generates the local clocks.

Also, it is described above that instruments are "synchronized." As used herein, instruments are synchronized when there is a deterministic time relationship between the operation of the instruments. With synchronized instruments, a tester should, within the timing accuracy of the tester, perform the same each time a test is repeated. In contrast, if the instruments are not synchronized, intervals between test functions executed by different instruments may vary from test to test by amounts greater than the timing accuracy of the tester. "Synchronized" does not, however, require that operations be coincident or simultaneous. Instruments may, for example, be considered to be synchronized even if there

is some delay between a command executed on one instrument and an action taken on another instrument in response to that command.

Likewise, it is described that clocks are “aligned.” Clocks are pictured as having coincident rising edges when aligned. Such a representation is for clarity of illustration. Two  
5 clocks may be considered aligned so long as some portion of one clock signal occurs with a deterministic time relationship to some portion of the other clock signal. Further, it is not necessary that this relationship be repeated in every cycle of the clocks. In cases where two clocks that have different periods, the relative position of edges of the two signals may change from cycle to cycle. However, if the clocks are aligned at some time, the relationship  
10 between edges is deterministic to within limits imposed by the stability of the signals.

Further, FIG. 4B illustrates WATCHA and WATCHB having the same most significant bits when synchronized. Such values are shown for simplicity. The watches may be considered synchronized even if there is some fixed offset between them. As described above, fixed offsets between timing of events in different channels of a test system may be  
15 readily calibrated out and do not create a source of error. Further, watches may be considered synchronized even if there are differences in the least significant bits at any given time. If WATCHA and WATCHB are clocked by local clocks of different frequencies, the watches will increment at different times and will increment by different amounts that are proportional to the period of the respective local clock clocking the watch. However, so long as timing of  
20 events is repeatable from test to test, the watches may be considered to be synchronized.

Further, FIG. 4A and 4B illustrate that a synchronize watches command can be executed at any time that can be expressed in WATCHA, even if this time is specified with a resolution that cannot be transmitted or processed by WATCHB. If restrictions are placed on operation of the test system, simplifications may be placed on design of some of the circuitry.  
25 For example, if synchronize commands are only allowed to be performed at times that can be represented by the value in a time stamp, the need to store a remainder may be avoided. However, constraining the times at which the synchronize watches command may be undesirable.

As a further alternative, synchronization of watches may be achieved without storing  
30 a remainder value  $R_2$  may be achieved by setting the least significant bits of the watch on the controller instrument to zero when the resynchronize watches command is executed. Such an approach is most useful in a system in which all watches are simultaneously resynchronized.

FIG. 3 shows three instruments connected through router 300. This number of connections is to demonstrate the principle of operation only. Likely, a tester would include more than three instruments.

Further, instruments are described as analog and digital instruments. Many  
5 instruments process both analog and digital signals and the specific type of instruments is not a limitation on the invention.

Such alterations, modifications, and improvements are intended to be part of this disclosure, and are intended to be within the spirit and scope of the invention. Accordingly, the foregoing description and drawings are by way of example only.

10 What is claimed is:

## CLAIMS

1. An instrument for an automatic test system in which a communication link carries messages, comprising:
- 5 a) an interface comprising:
- i) a reference clock input;
- ii) a port to connect to the communication link;
- b) a clock generator, the clock generator coupled to the reference clock input and receiving a reference clock from the reference clock input and outputting a
- 10 local clock;
- c) a timing circuit, clocked by the local clock, having an input to receive a value representative of a time and an output, the timing circuit asserting the output at a time represented by the value received at the input; and
- d) a message processing circuit having an input coupled to the port and an
- 15 output coupled to the input of the timing circuit.
2. The instrument of claim 1 wherein the clock generator comprises a DDS circuit.
- 20 3. The instrument of claim 1 wherein the message processing circuit is adapted to receive packets asynchronously over the communication link.
4. The instrument of claim 1 wherein the port comprises a serial port.
- 25 5. The instrument of claim 1 wherein the interface, clock generator, timing circuit and message processing circuit are implemented as a single integrated circuit chip.
6. The instrument of claim 1 wherein the timing circuit includes a time-tracking
- 30 sub-circuit that counts pulses of the local clock.
7. The instrument of claim 6 wherein the timing circuit comprises at least one comparator circuit having an output coupled to the output of the timing circuit, the

comparator having a first input coupled to the output of the message processing circuit and a second input coupled to the time-tracking sub-circuit.

5 8. The instrument of claim 6 additionally comprising a second time tracking sub-circuit that counts pulses of the reference clock.

9. The instrument of claim 1 additionally comprising functional circuitry having a command input, coupled to the output of the timing circuit, wherein the functional circuitry executes a test function in response to a the output of the timing circuit being  
10 asserted.

10. The instrument of claim 1 wherein the interface additionally comprises a synchronization input and the clock generator includes circuitry to track periods of the reference clock starting at a time dictated by the synchronization input.

15 11. An integrated circuit comprising an interface adapted for use in an instrument for automatic test equipment having functional circuitry that executes a function in response to a command, comprising

20 a) a reference clock input;  
b) a communication link input;  
c) a command output;  
d) a clock generator, the clock generator coupled to the reference clock input and outputting a local clock;  
e) a timing circuit, clocked by the local clock, having an input to receive a  
25 value representative of a time and an output coupled to the command output, the timing circuit asserting the output at a time represented by a value applied to the input of the timing circuit; and

f) a message processing circuit having an input coupled to the communication link input and an output coupled to the input of the timing circuit.

30

12. The integrated circuit of claim 11 implemented as an ASIC.

13. The integrated circuit of claim 11 wherein the timing circuit comprises a counter counting pulses of the local clock.

14. The integrated circuit of claim 13 wherein the timing circuit comprises a second counter counting pulses of a signal at the reference clock input.

5 15. The integrated circuit of claim 11 wherein the message processing circuit comprises a network interface.

16. The integrated circuit of claim 15 wherein the message processing circuit comprises an interface to a serial line in a network.

10

17. The integrated circuit of claim 11 wherein:

a) the clock generator includes an accumulator; and


b) the output of the message processing circuit includes a time stamp, the time stamp having at least a first field and a second field, each of the first field and the second field having values; and

15

c) the integrated circuit additionally comprises a circuit to compute a value based on the value of the first field and to load it into the accumulator at a time based on a value of the second field in response to an output of the timing circuit.

20

FIG. 1  
(PRIOR ART)






FIG. 2 SUBSTITUTE SHEET (RULE 26)






FIG. 4A




FIG. 4B




FIG. 5




FIG. 6 SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

International application No  
PCT/US2005/042473

**A. CLASSIFICATION OF SUBJECT MATTER**  
G01R31/319

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
G01R

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)  
EPO-Internal, PAJ, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 717 704 A (ROSENFELD ET AL) 10 February 1998 (1998-02-10) abstract; claims 1-33; figures 4A-6 column 6, lines 22-28 column 3, line 43 - column 4, line 44 column 6, line 49 - column 9, line 34 column 13, line 10 - column 18, line 6	1-17
X	US 2003/158706 A1 (EIDSON JOHN C) 21 August 2003 (2003-08-21) abstract; claims 1-17; figures 1,2 paragraphs [0008], [0009], [0019] paragraphs [0031] - [0036]	1-17
X	WO 03/042710 A (TERADYNE, INC) 22 May 2003 (2003-05-22) abstract; claims 1-18; figures 2,3 page 3, line 2 - page 4, line 5	1,11
	----- -/--	

Further documents are listed in the continuation of Box C.

See patent family annex.

\* Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*Z\* document member of the same patent family

Date of the actual completion of the international search

13 March 2006

Date of mailing of the international search report

20/03/2006

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Nadal, R

## INTERNATIONAL SEARCH REPORT

International application No  
PCT/US2005/042473

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
E	EP 1 610 137 A (AGILENT TECHNOLOGIES, INC) 28 December 2005 (2005-12-28) abstract; claims 1-11; figure 1 paragraphs [0006] - [0013] -----	1-17
A	EP 0 389 683 A (HEWLETT-PACKARD COMPANY) 3 October 1990 (1990-10-03) abstract; claims 1-14; figures 1,2 column 2, line 40 - column 4, line 11 -----	1-17
A	PATENT ABSTRACTS OF JAPAN vol. 1996, no. 03, 29 March 1996 (1996-03-29) -& JP 07 307772 A (N T T DATA TSUSHIN KK), 21 November 1995 (1995-11-21) abstract -----	1-17
A	US 2004/064750 A1 (CONWAY CRAIG M) 1 April 2004 (2004-04-01) abstract; figures 3-5 paragraphs [0016] - [0018] paragraphs [0057] - [0069] -----	1-17
A	US 6 642 754 B1 (DOBRAMYSL DIETER ET AL) 4 November 2003 (2003-11-04) abstract; claims 1-14; figures 1-5 column 1, line 64 - column 2, line 34 -----	2

# INTERNATIONAL SEARCH REPORT

formation on patent family members

International application No  
PCT/US2005/042473

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5717704	A	10-02-1998 NONE	
US 2003158706	A1	21-08-2003 EP 1347356 A2	24-09-2003
WO 03042710	A	22-05-2003 US 2004205432 A1	14-10-2004
EP 1610137	A	28-12-2005 WO 2006000252 A1 JP 2006010695 A US 2005289427 A1	05-01-2006 12-01-2006 29-12-2005
EP 0389683	A	03-10-1990 CA 2002344 A1 DE 68920992 D1 DE 68920992 T2 JP 2285215 A	29-09-1990 16-03-1995 07-09-1995 22-11-1990
JP 07307772	A	21-11-1995 JP 3120659 B2	25-12-2000
US 2004064750	A1	01-04-2004 NONE	
US 6642754	B1	04-11-2003 CN 1364340 A WO 0108311 A1 EP 1198889 A1 HU 0201890 A2	14-08-2002 01-02-2001 24-04-2002 28-09-2002