

1 567 197

- (21) Application No. 52770/76 (22) Filed 17 Dec. 1976
 (31) Convention Application No. 7 611 773 (32) Filed 25 Oct. 1976 in
 (33) Netherlands (NL)
 (44) Complete Specification published 14 May 1980
 (51) INT. CL.³ H01L 21/74
 (52) Index at acceptance
 H1K 11A3 11C1A 11C1B 11C4 11D1 11D3 11D 1BC 1CA
 1FJ 4C11 4C14 9B1 9B1A 9D1 9E 9N2 9N3 9R2 GF



(54) IMPROVEMENTS IN AND RELATING TO METHODS OF
 MANUFACTURING SEMICONDUCTOR DEVICES

- (71) We, PHILIPS ELECTRONIC AND ASSOCIATED INDUSTRIES LIMITED, of Abacus House, 33 Gutter Lane, London EC2V 8AH, a British Company, do hereby
 5 declare the invention, for which we pray that a patent may be granted to us, and the method by which it is to be performed, to be particularly described in and by the following statement:
- 10 The invention relates to a method of manufacturing a semiconductor device comprising at least two insulated gate field effect transistors with *n*-type source and drain zones and at least a further *n*-type zone
 15 which forms a conductive connection between one of the source and drain zones of one field effect transistor and one of the source and drain zones of the other field effect transistor.
- 20 The invention further relates to a semiconductor device manufactured by using such a method.
- In integrated circuits, the pattern of conductors which connects the circuit elements
 25 together and to external supply conductors is usually formed by depositing a conductive layer of, for example, aluminium on an insulating layer on the surface of a semiconductor body and providing in said layer,
 30 by etching, a pattern of conductors which contact the zones of the circuit elements *via* windows in the insulating layer. In addition it is known to connect circuit elements together by means of zones which
 35 are diffused or implanted in the semiconductor body. Such zones, sometimes termed underpasses, present *inter alia* the advantage that connections crossing each other can be provided in the circuit by means of
 40 only a single metallization layer.
- In integrated circuits having insulated gate field effect transistors, said underpasses are usually provided simultaneously with the source and drain zones of the transistors.
 45 However, this is not always possible; in some cases the underpasses and the source and drain zones of the transistors can be manufactured only in separate diffusion or implantation steps. This may be the case, for example, when the field effect transistors
 50 are manufactured in a self-registering manner in which first the gate electrodes are provided and the source and drain zones are manufactured in a subsequent operational step by means of a doping step
 55 in which the insulated gate electrodes exert a masking effect. Since the doping step is carried out after providing the gate electrodes, it is not possible to manufacture connections which cross each other as described above with only a single metallization layer.
- German Patent Application 23 15 761 discloses a method in which the underpasses and the source and drain zones are provided
 65 during separate diffusion treatments. This known process starts by providing the underpasses in the semiconductor body by means of masked diffusion of impurities. The diffusion mask is then removed and
 70 replaced by a comparatively thick silicon oxide layer which covers the diffused pattern of conductors. Apertures are made in said thick oxide layer to expose parts of the semiconductor body in which the source
 75 and drain zones of the transistors are diffused. The apertures or windows are usually provided in the oxide layer according to the so-called photolithographic and etching process in which a layer of photolacquer is
 80 provided on the oxide layer and a certain pattern is formed in the photolacquer layer by exposure to radiation *via* a photo-mask. The oxide layer is then subjected to an etching treatment to form the apertures. The
 85 remaining parts of the layer of photolacquer mask the underlying oxide during said etching treatment.
- The apertures in the thick oxide layer should be provided so that, after diffusing 90

the source and drain zones of the transistors, the pattern of conductors diffused in the semiconductor body adjoins the source and drain zones of the transistors, at least
 5 at the area where this is desired, so as to obtain a low-ohmic connection. The apertures in the thick oxide layer should therefore be positioned accurately with respect to the diffused pattern of conductors, which
 10 means that the photomask used in forming said apertures should be aligned accurately with respect to the diffused pattern of conductors already present in the body.

Preferably accurate aligning steps are
 15 generally avoided in semiconductor technology. Such steps are usually rather cumbersome. In addition, the possibility of defects in the ultimate semiconductor device as a result of faulty alignment increases
 20 considerably with the number of critical aligning steps during the whole process. Furthermore, such critical aligning steps may impose limits on the smallest dimensions of the device to be manufactured.

25 According to the invention there is provided a method of manufacturing a semiconductor device comprising at least two insulated gate field effect transistors with *n*-type source and drain zones and at least
 30 a further *n*-type zone which forms a conductive connection between one of the source and drain zones of one field effect transistor and one of the source and drain zones of the other field effect transistor, which
 35 method includes the steps of providing on the surface of a semiconductor body having a surface adjoining *p*-type silicon region a doping mask having an aperture where the further zone is to be formed in said region,
 40 which doping mask comprises, at least where the field effect transistors are to be formed, layer portions of a material for masking the surface of the body against oxidation, doping said body through said
 45 aperture with As or Sb, partly removing the doping mask to leave said layer portions in the form of an oxidation mask at least where the field effect transistors are to be formed, subjecting the body to an oxidation
 50 treatment to form an oxide layer in the form of a pattern which is at least partly sunk in the semiconductor body and which extends beside the oxidation mask and above the further zone, during which oxidation
 55 treatment the As or Sb doping the body at the area of the further zone diffuses deeper into said body to form said further *n*-type zone below and adjoining the sunken oxide pattern, providing at the area where
 60 the field effect transistors are to be formed insulated gate electrodes which are situated on different sides of and spaced apart from the further zone, and doping the semiconductor body with P, As or Sb, to form in a
 65 self-registered manner the source and drain

zones which adjoin the sunken oxide pattern and which extend down to a depth at which the zones of the field effect transistors to be connected together adjoin said further zone.

A method in accordance with the invention allows a diffused or implanted underpass to be provided in a monolithic integrated circuit comprising two or more insulated gate field effect transistors without involving extra critical alignment operations.
 75 This is because the etching of apertures in a thick oxide layer can be avoided by providing the thick oxide only locally by local oxidation of the semiconductor body using an oxidation mask which can also be used,
 80 at least partly, as a doping mask for the underpass(es) to be formed in the semiconductor body.

It has unexpectedly been found in experiments which have led to the invention that
 85 the As or Sb impurities provided in the semiconductor body prior to the oxidation treatment, can form an *n*-type zone below the sunken oxide, which zone is sufficiently low-ohmic to be used as an underpass. This
 90 is unexpected because it is the part of the silicon body where in general the doping concentration is highest which is converted into insulating oxide. These experiments have proved in addition that by providing
 95 the source and/or drain zones of the transistors with the sunken oxide above the underpass as an implantation or diffusion mask, a good connection between said zones and the underpass(es) can automatically be
 100 obtained if said zones are diffused down to a sufficiently large depth into the body, as will become apparent from the description of the Figures.

Preferably a sunken oxide pattern having
 105 a thickness of at least 1 micron is formed.

Simultaneously with the provision of the insulated electrodes, conductor tracks which cross the diffused or implanted underpasses below the pattern can be provided above the
 110 sunken oxide pattern.

A layer of silicon nitride or a double layer of silicon nitride and silicon oxide may be used for the masking layer masking the body against oxidation. After the
 115 oxidation treatment, parts of said oxidation mask may be used, if desired, as a gate dielectric or gate insulator, the gate electrodes of the transistors to be manufactured being formed on the masking layer, after
 120 which the silicon nitride is removed at the area where the source and drain zones are to be provided by means of a selective etching treatment in which the sunken oxide pattern is not attacked at all.
 125

Usually, however, it is recommendable, in connection with the requirements to be imposed upon the gate dielectric, to replace the masking layer forming the oxidation mask prior to providing the insulated gate
 130

electrodes by a fresh insulating layer on which the gate electrodes are formed and which may then be provided with windows for the diffusion and/or implantation of the source and drain zones of the transistors.

It has been found that very favourable results can be obtained by using arsenic as an impurity which is provided in the semiconductor body *via* the said aperture in the doping mask for the underpass.

The layer portions masking against oxidation can be obtained by first providing over the whole surface a layer of, for example, silicon nitride and etching herein a window corresponding to the aperture in the doping mask and, after the doping step, restricting said silicon nitride layer, likewise by etching, to the said layer portions forming the oxidation mask. In a preferred form of a method in accordance with the invention, however, the oxidation mask is provided before doping the semiconductor body with As or Sb through the doping mask, after which a second masking layer masking the semiconductor body against doping is formed on the surface of the semiconductor body, said masking layer consisting of a material which can be removed selectively with respect to the oxidation mask and which has a pattern which, together with the oxidation mask, forms the said doping mask. In this form of a method in accordance with the invention the silicon nitride layer is subjected only to a single photoetching step, which means a considerable simplification of the manufacturing process. Preferably, the second masking layer consists of a layer of photolacquer and the doping of the semiconductor body is effected by means of ion implantation through said aperture.

An embodiment of the invention will now be described, by way of example, with reference to the accompanying diagrammatic drawings in which

Figure 1 is a plan view of a part of a semiconductor device manufactured by using a method in accordance with the invention,

Figure 2 shows the electric circuit diagram of a circuit arrangement which can comprise the structure shown in Figure 1 in an integrated form,

Figure 3 is a sectional view of the device shown in Figure 1 taken on the line III-III of Figure 1, and

Figure 4 is a sectional view of said device taken on the line IV-IV of Figure 1,

Figures 5, 8, 10 and 11 are sectional views taken on the line III-III of Figure 1 during various stages of the manufacture of the device,

Figure 6 is a sectional view of the device taken on the line IV-IV during the manufacture of the device,

Figures 7 and 9 are sectional views taken on the line VII-VII of Figure 1 during various stages of the manufacture of the device.

It is to be noted that the Figures are diagrammatic and are not drawn to scale.

Figures 1, 3 and 4 show a part of a semiconductor device in the form of an integrated circuit having a number of insulated gate field effect transistors. The transistors are mutually connected in series and are referenced T_1 , T_2 and T_3 . Figure 2 shows a specific electrical circuit diagram with such series-arranged transistors. The transistors T_1 , T_2 and T_3 each form an input of a so-called logic "and-not" gate or "nand" gate, of which the output signal can be derived from the load transistor T . Gates of the kind shown in Figure 2 may be combined in large numbers in a common body to form "cross-bar"-like systems for, for example, memories.

The device comprises a monolithic semiconductor body which is mainly *p*-type. Of course, alternatively a non-homogeneously doped body may be used which comprises a partial *p*-type layer adjoining the surface 2 and provided, for example, epitaxially, and an *n*-type region or substrate adjoining said partial layer.

The transistors T_1 to T_3 each comprise an *n*-type source zone 3 and an *n*-type drain zone 4 adjoining the surface 2. It is to be noted that as a result of the specific circuit the drain zone 4 of, for example, transistor T_3 also forms the source zone 3 of transistor T_2 and that consequently the source zone 3 of T_2 and the drain zone 4 of T_3 are constructed as a common zone. In the plan view shown in Figure 1 the boundaries of the source and drain zones 3, 4 are denoted by dot-and-dash lines.

The insulated gate electrodes 6 of the transistors T_1 to T_3 are provided above the channel regions between the source and drain zones and separated by the intermediate dielectric layer 5. The device furthermore comprises a pattern of conductors so as to connect the various circuit elements together and to external supply conductors. In addition to, for example, a usual strip-shaped conductor 7 provided above the surface 2, said pattern of conductors comprises the further *n*-type zone 8 provided in the body 1. The zone 8, sometimes termed underpass, which forms a connection between the drain zone 4 of T_2 and the source zone 3 of transistor T_1 , is insulated from the conductor 7 by an intermediately located comparatively thick insulating layer 9. The underpass 8 is shown in Figure 1 by broken lines.

Underpasses of the kind described and shown present very important advantages. First of all they considerably increase the

interconnection possibilities and thus generally simplify the design of the integrated circuit, in particular in the case in which the number of circuit elements is very large (L.S.I.). In addition, by using underpasses, the number of contact holes which are to be provided in the passivating layer 5 on the surface 2 for contacting zones 3, 4 by means of the usual conductor tracks provided on the passivating layer, can be restricted. A further advantage is that the number of such conductor tracks can be reduced and hence the possibility of short-circuit between said conductor tracks and the underlying semiconductor material *via* pin holes in the insulating passivating layer.

The structure described can be manufactured in a comparatively simple manner and substantially entirely in a self-registering manner by using a method which will be explained in greater detail with reference to Figures 5-9.

The starting material is a semiconductor body 1 of which at least a partial layer or partial region adjoining the surface 2 is of *p*-type silicon and which in the present embodiment is entirely of the *p*-conductivity type. The resistivity of the body is between 1 and 40 ohm.cm. If desired, the doping in a thin partial layer of the body adjoining the surface 2 can be increased and hence the resistivity be reduced—for example by means of ion implantation of a *p*-type impurity, so as to prevent at least locally the formation of *n*-type inversion channels adjoining the surface 2. The thickness of the semiconductive body 1 is approximately 250 microns; the lateral dimensions are assumed to be sufficiently large to be able to comprise the circuit to be manufactured.

For the first treatment consisting of a doping step to which the semiconductor body 1 is subjected, the body is first provided with a doping mask. First of all, a layer is provided on the surface 2 which can mask the underlying silicon against oxidation. Although other materials may also be used, silicon nitride is used in the present embodiment. If desired, the nitride layer may be provided directly on the surface 2, but in most cases it is recommendable, to prevent the possible occurrence of mechanical stresses in the nitride layer, to provide a thin oxide layer 11 between the nitride layer 10 and the semiconductor material. The nitride layer can be obtained in known manner, for example, by heating in a mixture of NH_3 and SiH_4 . The thickness of the nitride layer 10 is, for example, between 1500 and 2000 Å. The thickness of the underlying silicon oxide layer 11 which can be formed at the surface 2 by thermal oxidation of the body 1 is approximately 500 Å.

By means of an etching treatment the

silicon nitride layer forms layer portions situated above those parts of the semiconductor body in which in a later stage of the manufacture circuit elements are to be provided, for example field effect transistors or diodes and/or resistors. Said layer portions which are referenced 10 in Figure 5, do not cover at least the part of the surface of the semiconductor body where the underpass is to be provided.

In the case in which the silicon nitride (with the underlying silicon oxide 11) is removed only at the area of the underpasses to be provided, the first doping step may then be carried out directly, the nitride with the underlying oxide forming the doping mask. The silicon nitride layer 10 may then again be subjected to a fresh etching treatment so as to obtain the oxidation mask. In the present embodiment, however, the layer portions 10 of the silicon nitride layer are directly provided in the pattern of the oxidation mask which not only does not cover the surface 2 of the body 1 at the area of the underpass or underpasses to be provided, but also does not cover other places where thick field oxide will be provided.

In order to obtain the oxidation mask with the layer portions 10, an etching mask consisting of a layer of photolacquer (Figure 5) may be provided on the silicon nitride layer, after which the silicon nitride is subjected to a material-removing treatment. The nitride may be removed in known manner, for example, by etching in a phosphoric acid solution at a temperature of approximately 150°C or by so-called plasma etching. By means of the same mask, the silicon oxide layer 11 may then also be removed locally.

In addition to being exposed at the area of the underpass(es) to be provided, the surface 2 of the body 1 is now also exposed in places where the body should not be doped during the next following doping step. Therefore, a second masking layer 14 of a material which can mask the body against doping with impurities and which can be etched selectively with respect to silicon nitride, is provided on the surface 2. Since the doping step is carried out by means of ion implantation, a layer of photolacquer may simply be used for the second masking layer (Figures 5 to 7).

The layer of photolacquer 14 which may further extend substantially over the whole surface of the semiconductor body has apertures mainly only at the area of the underpasses to be provided. As shown in Figure 5, the provision of the mask 14 requires no critical and accurate aligning step with respect to the pattern in the silicon nitride layer 10.

In this manner a doping mask is obtained

which has an aperture or window 12 at the area of the underpass(es) 8, of which aperture or window, as shown in Figure 5, two edges are defined by the layers 10, 11 and, as shown in Figure 6, the two other edges are defined by the layer of photolacquer 14.

In the next step, the surface region 15 of the semiconductor body 1 shown in broken lines in the drawing is doped with As or Sb via the window 12. The As or Sb is provided by means of ion implantation denoted diagrammatically by the arrows 16. As is known, the energy with which the ions are implanted in the semiconductor body 1 may be chosen so that the layer of photolacquer 14 is impervious to the ions and can thus fulfil a masking function. It is to be noted that in the case in which other known doping methods are used, for example diffusion, which generally are carried out at higher temperatures, the layer of photolacquer 14 should generally be replaced by a material which can withstand high temperatures, for example silicon oxide. Such an oxide mask can be obtained by first depositing from the vapour phase a silicon oxide layer over the whole surface of the body 1 and then patterning said layer by means of known photo-etching processes. In the present embodiment arsenic is used as an impurity due to the favourable diffusion coefficient of said material in silicon. The doping concentration is approximately 10^{15} atoms per sq.cm.

After the arsenic doping the mask 14 and the layer of photolacquer 20, are removed entirely so that the semiconductor body 1 is exposed not only at the area of the aperture or window 12, but also at the area of adjoining further surface parts 13 which are not covered by the silicon nitride layer portions 10. At said exposed areas the semiconductor body 1 is locally subjected to an oxidation treatment so as to obtain the oxide pattern 9 which is sunk in the body at least over a part of its thickness. This step is shown in Figures 8 and 9, Figure 8 again being a sectional view through the device taken on the line III-III of Figure 1 and Figure 9 being a sectional view taken on the same line VII-VII of Figure 1 as the sectional view shown in Figure 7.

The oxidation is carried out at a temperature of approximately 1000°C in an oxidizing medium for approximately 16 hours. The thickness of the oxide is then approximately 1.8 microns. Simultaneously, the arsenic atoms provided in the surface region 15 (Figures 5 and 6) diffuse deeper in the semiconductor body 1 and form there an n^{+} doped further zone 8 below the sunken oxide pattern. The resistance per square of the zone 8 upon measurement proves to be approximately only 100 ohms and thus is sufficiently low to be able to use

the further zone 8 as an underpass. A possible explanation why zones having such a low resistance (hence high doping) can be obtained with As or Sb doping may be that the impurity atoms which are provided in the surface region 15 prior to the oxidation do not congregate in the growing oxide during the oxidation but are stowed for the greater part ahead of the oxide deeper in the semiconductor body. As a result of this the further zone 8 may comprise the greater part of the originally implanted arsenic atoms and thus show a comparatively high doping concentration and hence a comparatively low resistivity.

The bottom of the surface zone 8 is approximately 2 microns from the original surface 2, which proves to be a very favourable value in connection with the lateral diffusion (parallel to the surface) which is of a magnitude comparable to the vertical diffusion (normal to the surface) of As. Arsenic is to be preferred over Sb for this and other reasons. The diffusion constant of P which also forms an n -type impurity in Si is so large that when using P at the given duration of the oxidation treatment, the phosphorus atoms diffuse very far into the semiconductor body so that the zone 8 as a result of the lateral diffusion would extend far beyond the sunken oxide pattern and up to the surface 2. The diffusion constant of Sb on the contrary is considerably smaller than that of As so that, when Sb is used instead of As, difficulties may arise in forming connections between the underpass and the zones of the transistors formed in a subsequent process step.

The sunken oxide pattern 9 which is shown in solid lines in Figure 1 comprises, viewed in the plan view of Figure 1, apertures through which the field effect transistors T_1 to T_3 can be formed.

After the oxidation treatment, the gate electrodes of the field effect transistors to be manufactured can be provided directly on the silicon nitride layer 10, in which the nitride layer 10 with the underlying oxide layer 11 would form the gate dielectric of the transistors. In most cases, however, it is to be preferred to remove the nitride layer 10 with the oxide layer 11 entirely and to replace it by a fresh insulating layer 17 which in the present embodiment consists only of a silicon oxide layer in a thickness of 700 Å but which may alternatively consist of other materials, for example silicon nitride or aluminium oxide, or of a combination of different layers. Figure 10 shows the device in this stage of the process.

The strips 6 which are to form the insulated gate electrodes of the transistors are then provided on the oxide layer 17. Simultaneously with the gate electrodes 6 a con-

ductor 7 is provided which crosses the underpass 8. The strips 6 and 7 are manufactured from polycrystalline silicon and may be provided in a manner known *per se*.

5 As shown in Figure 11, gate electrodes 6 are provided on different sides of the underpass 8 in such manner that they are spaced apart from the sunken oxide above the underpass 8. The oxide layer 17 is subjected to an etching treatment and is removed where as it is not covered by the polycrystalline silicon layers 6,7. During said etching treatment it is not necessary to mask the sunken oxide pattern 9, because the etching treatment can take place in a very short time as a result of the small thickness of the oxide layer 17 without noteworthy attacking the thick oxide pattern 9. Figure 11 shows the device in this stage of the process. In a selfregistering manner, the *n*-type zones 3 and 4 of the transistors T_1 and T_2 can be provided *via* the surface parts 18 defined by the gate electrodes 6 and the sunken oxide pattern 9, which zones should be connected together by the *n*-type zone 8 forming the underpass. The *n*-type zones 3,4 can be provided by diffusing P, As or Sb *via* the surface parts 18. In this doping step, P is to be preferred over As or Sb due to the higher diffusion rate of P. The P is diffused to a depth at which the source and drain zones (3,4) to be connected together adjoin said underpass 8. It has been found that, when the P atoms are diffused down to a depth of approximately 1.5 micron from the surface into the body, a good low-ohmic connection can be produced between said zones and the arsenic-doped underpass 8. Simultaneously with the zones 3 and 4 of the transistors T_1 and T_2 , respectively, the remaining zones of said transistors and zones of other circuit elements, for example the zones 3 of transistor T_3 , can also be provided. In addition, during said doping step the polycrystalline strips 6 and 7 may be doped with P so as to reduce their resistivity. In the case in which the diffusion takes place in an oxidizing medium an oxide layer 19 may grow above the source and drain zones of the transistors to be provided, while also the polycrystalline strips 6 and 7 may be partly oxidized. The device shown as a sectional view in Figure 3 may be subjected in known manner to further treatments which are known to those skilled in the art. For example, contact holes may be etched in the oxide layer 19, after which a second conductor track of, for example, Al is provided on the device and is contacted to the circuit elements *via* said contact holes.

It is to be noted that the process described is very simple as compared with known processes of manufacturing inte-

grated circuits having field effect transistors. By using a method in accordance with the invention, an underpass 8 can be obtained in such an integrated circuit in a substantially self-registering manner.

It will be obvious that the invention is not restricted to the embodiment described but that many variations are possible to those skilled in the art without departing from the scope of this invention.

For example, instead of by diffusion the source and drain zones 3, 4 of the transistors may alternatively be provided by means of ion implantation in which, if desired, the ions may be implanted through the oxide layer 17 with sufficiently high energy so that it will not be necessary in that case to remove the oxide layer 17 at the area of the surface parts 18 (see Figure 11).

The polycrystalline silicon layers 6, 7 may be doped simultaneously with the deposition of the polycrystalline material instead of simultaneously with the source and drain zones 3, 4 of the transistors.

WHAT WE CLAIM IS:—

1. A method of manufacturing a semiconductor device comprising at least two insulated gate field effect transistors with *n*-type source and drain zones and at least a further *n*-type zone which forms a conductive connection between one of the source and drain zones of one field effect transistor and one of the source and drain zones of the other field effect transistor, which method includes the steps of providing on the surface of a semiconductor body having a surface adjoining *p*-type silicon region a doping mask having an aperture where the further zone is to be formed in said region, which doping mask comprises, at least where the field effect transistors are to be formed, layer portions of a material for masking the surface of the body against oxidation, doping said body through said aperture with As or Sb, partly removing the doping mask to leave said layer portions in the form of an oxidation mask at least where the field effect transistors are to be formed, subjecting the body to an oxidation treatment to form an oxide layer in the form of a pattern which is at least partly sunk in the semiconductor body and which extends beside the oxidation mask and above the further zone, during which oxidation treatment the As or Sb doping the body at the area of the further zone diffuses deeper into said body to form said further *n*-type zone below and adjoining the sunken oxide pattern, providing at the area where the field effect transistors are to be formed insulated gate electrodes which are situated on different sides of and spaced apart from the further zone, and doping the semiconductor body with P, As or Sb, to form in a self-registered manner the

source and drain zones which adjoin the sunken oxide pattern and which extend down to a depth at which the zones of the field effect transistors to be connected together adjoin said further zone.

2. A method as claimed in Claim 1, in which the sunken oxide pattern is formed with a thickness of at least 1 micron.

3. A method as claimed in Claim 1 or Claim 2, in which the semiconductor body is doped through said aperture in the doping mask with arsenic to obtain the *n*-type further zone.

4. A method as claimed in any of Claims 1 to 3, in which the source and drain zones of the field effect transistors are formed by doping the semiconductor body with phosphorus atoms.

5. A method as claimed in any of the preceding Claims, in which the oxidation mask is provided before doping the semiconductor body with As or Sb through the doping mask, after which a second masking layer masking the semiconductor body against doping is formed on the surface of

the semiconductor body and consists of a material which can be removed selectively with respect to the oxidation mask and which has a pattern which, together with the oxidation mask, forms the said doping mask.

6. A method as claimed in Claim 5, in which the second masking layer consists of a layer of photolacquer and the doping of the semiconductor body is effected by ion implantation through said aperture.

7. A method of manufacturing a semiconductor device substantially as herein described with reference to the accompanying drawings.

8. A semiconductor device manufactured by using a method as claimed in one or more of the preceding Claims.

R. J. BOXALL,
Chartered Patent Agent,
Berkshire House,
168-173 High Holborn,
London WC1V 7AQ,
Agent for the Applicants.




Fig. 1




Fig. 2








Fig. 3






Fig. 8




Fig. 9




Fig. 10




Fig. 11