



(51) International Patent Classification:
H01L 23/48 (2006.01)

(21) International Application Number:
PCT/EP2018/053694

(22) International Filing Date:
14 February 2018 (14.02.2018)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
17156319.0 15 February 2017 (15.02.2017) EP

(71) Applicant: AMS AG [AT/AT]; Schloss Premstätten, Tobelbader Str. 30, 8141 Premstätten (AT).

(72) Inventors: KRAFT, Jochen; Paulahofsiedlung 42, 8600 Bruck an der Mur (AT). PARTEDER, Georg; Hartberg-


erstr. 34, 8200 Gleisdorf (AT). SINGULANI, Anderson; Argenotstr. 50a/2, 8047 Graz (AT). COPPETA, Raffaele; Augasse 9, 8020 Graz (AT). SCHRANK, Franz; Handelstr. 54, 8052 Graz (AT).

(74) Agent: EPPING HERMANN FISCHER PATENTANWALTSGESELLSCHAFT MBH; Schloßschmidstr. 5, 80639 München (DE).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA,

(54) Title: SEMICONDUCTOR DEVICE

FIG 1



(57) Abstract: A semiconductor device(10) comprises a semiconductor body (11) and an electrically conductive via (12) which extends through at least a part of the semiconductor body (11), where the via (12) has a lateral size which is given in a first lateral direction (x) that is perpendicular to a vertical direction (z) given by the main axis of extension of the via (12) and where the via (12) has a top side (13) and a bottom side (14) that faces away from the top side (13). The semiconductor device (10) further comprises an electrically conductive etch-stop layer (15) arranged at the bottom side (14) of the via (12) in a plane which is parallel to the first lateral direction (x), and at least one electrically conductive contact layer (16) at the bottom side (14) of the via (12) in a plane which is parallel to the first lateral direction (x). The lateral extent in the first lateral direction (x) of the etch-stop layer (15) is larger than the lateral size of the via (12) and the lateral extent in the first lateral direction (x) of the contact layer (16) is smaller than the lateral size of the via

SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(12). Furthermore, the etch-stop layer (15) is arranged between the electrically conductive via (12) and the contact layer (16) in the vertical direction (z).

Description

SEMICONDUCTOR DEVICE

5 The present application relates to a semiconductor device.

In order to electrically contact an integrated circuit of a semiconductor device or another part of a semiconductor device, a common method is to form a through silicon via through the silicon substrate of the device. Therefore, a trench is formed in the substrate. The trench is at least partially filled with an electrically conductive contact material and the contact material is electrically isolated against the substrate. An integrated circuit which is arranged at a circuit side of the substrate can be electrically contacted via the through silicon via. The through silicon via can be electrically contacted at a contact side of the substrate facing away from a circuit side of the substrate by a solder bump. In this way, the device or the integrated circuit can be electrically contacted from the contact side of the substrate.

The contact material of the through silicon via is electrically connected with several metal layers which have an overlap with the through silicon via in vertical direction. Usually, several metal layers are arranged below the trench of the through silicon via. The different metal layers are electrically connected with each other by vertical connections. One of the metal layers is in direct contact with the contact material of the through silicon via. Around and between the metal layers an electrically non-conductive material is arranged. Therefore, in most cases, the coefficients of thermal expansion of the metal layers and the

surrounding non-conductive material are different. Because of this difference in the coefficients of thermal expansion, it is possible that during processing of the semiconductor device cracks occur in or around the contact material of the through silicon via or in one of the metal layers. These cracks can lead to leakage currents or it is possible that dirt or humidity can enter the semiconductor device. Consequently, the efficiency of the semiconductor device can be decreased.

It is an objective to provide a semiconductor device with an increased efficiency.

This objective is solved by the independent claims. Further embodiments are the subject of dependent claims.

In one embodiment of the semiconductor device, the semiconductor device comprises a semiconductor body. The semiconductor body can be a substrate or a wafer. This means the semiconductor body is a three-dimensional body and it can be a cuboid. The semiconductor body comprises a semiconductor material which can be, for example, silicon.

The semiconductor device further comprises an electrically conductive via which extends through at least a part of the semiconductor body and the via has a lateral size which is given in a first lateral direction that is perpendicular to a vertical direction given by the main axis of extension of the via. The via has a top side and a bottom side that faces away from the top side.

The via can be formed as a trench in the semiconductor body and it can be coated or filled with an electrically

conductive contact material. It is possible that the trench is etched into the semiconductor device. The contact material can be, for example, tungsten. The contact material can be electrically isolated against the material of the
5 semiconductor body by an electrically non-conductive material as, for example, silicon dioxide. The via can have the shape of a cylinder. In this case the lateral size of the via is given by the diameter of the cylinder. The diameter of the via can, for example, amount to 40 μm .

10

The vertical direction is perpendicular to a main plane of extension of the semiconductor body. Preferably, the lateral size of the via does not change in vertical direction. The first lateral direction is parallel to the main plane of
15 extension of the semiconductor body.

The top side of the via is in the plane of a contact side of the semiconductor body. At the contact side of the semiconductor body the trench that forms the via is formed.
20 At the bottom side of the via a bottom surface of the trench is positioned. This means, the trench is etched until the bottom surface. On a circuit side of the semiconductor body facing away from the contact side of the semiconductor body, an integrated circuit can be arranged.

25

The semiconductor device further comprises an electrically conductive etch-stop layer which is arranged at the bottom side of the via in a plane which is parallel to the first lateral direction. At the bottom side of the via, an
30 electrically non-conductive material is arranged. In order to prevent that the non-conductive material is etched away during the etching of the via, the etch-stop layer is arranged between the via and the non-conductive material in

the vertical direction. The etch-stop layer can comprise a metal as, for example, aluminum.

The semiconductor device further comprises at least one
5 electrically conductive contact layer at the bottom side of the via in a plane which is parallel to the first lateral direction. The etch-stop layer is arranged between the via and the contact layer in vertical direction. In vertical direction between the etch-stop layer and the contact layer,
10 the non-conductive material is arranged. The contact layer can also comprise aluminum.

The lateral extent in the first lateral direction of the etch-stop layer is larger than the lateral size of the via
15 and the lateral extent in the first lateral direction of the contact layer is smaller than the lateral size of the via. The lateral extent in the first lateral direction of the etch-stop layer and the contact layer is measured in the first lateral direction. If the shape of the etch-stop layer
20 and/or the contact layer is a circle, the lateral extent in the first lateral direction is given by the diameter of the circle. If the shape of the etch-stop layer and/or the contact layer is a rectangle, the extent in the first lateral direction is given by the extent of the rectangle in the
25 first lateral direction.

The contact layer can be electrically connected with other parts of the semiconductor device. For example, the contact layer can be electrically connected with an electrical
30 contact of an integrated circuit of the semiconductor device. By arranging several contact layers at different vertical positions, it is possible to electrically contact different

parts of the semiconductor device without consuming more area of the device by forming other electrical contacts or vias.

Advantageously, the formation of cracks within the via or at the bottom side of the via is avoided since the lateral extent in the first lateral direction of the contact layer is smaller than the lateral size of the via. The etch-stop layer and the at least one contact layer are in mechanical contact with the non-conductive material. If the semiconductor device is heated and cooled down again during processing, the metals of the etch-stop layer, the contact layer and the contact material of the via show different thermal expansion than the non-conductive material. Therefore, cracks can occur around the via. However, if the lateral extent in the first lateral direction of the contact layer is smaller than the lateral size of the via, the total area where a metal is in mechanical contact with the non-conductive material is decreased. If the lateral extent in the first lateral direction of the contact layer is below a critical size, no cracks are formed because of the difference in the coefficients of thermal expansion. Therefore, the semiconductor device can be operated more efficiently.

Simulations yielded preferred values for the lateral extent in the first lateral direction of the contact layer. For the simulations, a crack is induced in a sidewall of the via close to the bottom side of the via. The energy release by introducing the crack is calculated and gives the probability that a crack will occur. For a diameter of the via of 40 μm , the lateral extent in the first lateral direction of the contact layer can be 10 to 39 μm . Preferably, the lateral extent in the first lateral direction of the contact layer amounts to 30 μm .

In one embodiment of the semiconductor device, at least one of the at least one contact layer has a thickness in vertical direction that is larger than the thickness of the etch-stop layer. The thickness of this at least one contact layer can be, for example, 3 μm . By introducing a contact layer with an increased thickness, a contact layer with a lower electrical resistance is formed which can be employed in high-frequency applications.

In one embodiment the semiconductor device comprises an electrically conductive top contact at a top contact side of the semiconductor device facing away from the top side of the via, where the top contact has a thickness in vertical direction that is larger than the thickness of the etch-stop layer and of the contact layer, respectively. This means, the top contact can comprise an electrically conductive layer which extends over a part of the lateral extent of the semiconductor device. The thickness of the top contact in vertical direction is larger than the thickness of the etch-stop layer and the thickness of the top contact in vertical direction is larger than the thickness of the contact layer. Advantageously, the etch-stop layer and the contact layer are thinner than the top contact in order to avoid the formation of cracks around the via.

In one embodiment of the semiconductor device, the etch-stop layer and at least one of the at least one contact layer have the same thickness in vertical direction. The probability for the formation of cracks can be decreased if all contact layers exhibit a thickness that is not substantially larger than the thickness of the etch-stop layer in vertical direction.

In one embodiment of the semiconductor device, the semiconductor device comprises at least two contact layers. In a preferred embodiment, the semiconductor device comprises
5 several contact layers. The contact layers can be arranged as a stack of contact layers where the etch-stop layer is arranged between the via and the stack of contact layers in vertical direction. This means, the contact layers are arranged above each other in vertical direction and
10 preferably they exhibit the same size. Between the contact layers the non-conductive material is arranged. If the semiconductor device comprises several contact layers parts of the semiconductor device that are further away from the etch-stop layer in vertical direction can be electrically
15 contacted.

In one embodiment of the semiconductor device, the etch-stop layer and the at least one contact layer are electrically connected by at least one electrically conductive connection.
20 Preferably, the etch-stop layer and the contact layer are connected by several connections. If the semiconductor device comprises several contact layers, the contact layers can also be electrically connected by the connections. The connections can be arranged between the etch-stop layer and the contact
25 layer in vertical direction and they can be parallel to the vertical direction. The connections can comprise a metal.

In one embodiment of the semiconductor device, at least one of the etch-stop layer and the at least one contact layer is
30 electrically connected with an integrated circuit of the semiconductor device. The integrated circuit of the semiconductor device can comprise an electrical contact which can be electrically connected with the etch-stop layer or one

of the at least one contact layer. Therefore, the electrical contact can be arranged in the first lateral direction next to the etch-stop layer or one of the at least one contact layer. The integrated circuit of the semiconductor device can
5 be arranged on the semiconductor body on the circuit side.

In one embodiment of the semiconductor device, at least one of the at least one contact layer is a structured layer which is structured with an electrically non-conductive material.
10 This means that at least one of the at least one contact layer can be formed as a grid. The contact layer can be structured in such a way that in some areas it comprises a metal and in other areas, it comprises the non-conductive material. In this way, a grid is formed. Consequently, the
15 probability of crack formation decreases since the total amount of metal is reduced. Preferably, a contact layer which has a larger thickness in vertical direction than the etch-stop layer is a structured layer.

20 In one embodiment of the semiconductor device, at least one electrically conductive intermediate layer is arranged at the bottom side of the via in a plane which is parallel to the first lateral direction and the lateral extent in the first lateral direction of the intermediate layer is equal to or
25 larger than the lateral size of the via. This means the intermediate layer can be arranged between the etch-stop layer and the contact layer in vertical direction or it is possible that the contact layer is arranged between the etch-stop layer and the intermediate layer in vertical direction.
30 The lateral extent of the intermediate layer in the first lateral direction can, for example, be equal to the lateral extent in the first lateral direction of the etch-stop layer. The intermediate layer can also comprise a metal as, for

example, aluminum. Hence, it is possible to arrange at least one electrically conductive layer, namely the intermediate layer, at the bottom side of the via which exhibits the same lateral extent in the first lateral direction as the etch-
5 stop layer.

In one embodiment of the semiconductor device, the intermediate layer is arranged between the etch-stop layer and the contact layer in vertical direction. It is also
10 possible that the intermediate layer is arranged between two different contact layers in vertical direction.

In one embodiment of the semiconductor device, the via is formed by a trench which is at least partially coated with an
15 electrically conductive contact material at inner walls of the trench. The trench can be etched into the semiconductor body from the contact side of the semiconductor body towards the etch-stop layer. The inner walls of the trench can be coated with an isolation layer and with the contact material
20 such that the contact material is electrically isolated from the semiconductor body. The contact material can be, for example, tungsten and the isolation layer can, for example, comprise silicon dioxide. Preferably, the trench is not completely filled with the contact material and the isolation
25 layer. This means, preferably only the inner walls of the trench are coated and an inner volume of the trench is free of the contact material and the isolation layer.

In one embodiment of the semiconductor device, the etch-stop
30 layer is in electrical and mechanical contact with the contact material of the via. For example, a bottom surface of the via can be coated with the contact material such that it is in direct contact with the etch-stop layer.

In one embodiment of the semiconductor device, the lateral extent in a second lateral direction of at least one of the at least one contact layer is larger than the lateral extent
5 in the second lateral direction of the via. The second lateral direction is parallel to the main plane of extension of the semiconductor body. The second lateral direction can, for example, be perpendicular to the first lateral direction. In this way, one of the at least one contact layer can extend
10 in the second lateral direction towards an electrical contact of an integrated circuit of the semiconductor device. Therefore, it is possible to electrically contact an integrated circuit of the semiconductor device with one of the at least one contact layer. In a preferred embodiment,
15 the overlap in vertical direction of the via and one of the at least one contact layer is minimal. In this way, the area where the metal is in contact with the non-conductive material is minimized such that the probability that cracks will occur is also minimized.

20 The following description of figures may further illustrate and explain exemplary embodiments. Components that are functionally identical or have an identical effect are denoted by identical references. Identical or effectively
25 identical components might be described only with respect to the figures where they occur first. Their description is not necessarily repeated in successive figures.

Figure 1 shows a cutaway view of an exemplary embodiment of
30 the semiconductor device.

Figure 2 shows a schematic top view on a via and a contact layer.

Figure 3 shows a cutaway view of a part of an exemplary embodiment of the semiconductor device.

5 In figure 1, a cutaway view of an exemplary embodiment of a semiconductor device 10 is shown. The semiconductor device 10 comprises a semiconductor body 11. The semiconductor body 11 comprises a substrate 27. The substrate 27 can, for example, comprise silicon. Furthermore, an electrically non-conductive
10 material 22 is arranged on the substrate 27 at a circuit side 24 of the semiconductor body 11. Within the non-conductive material 22, other materials such as metals are arranged. Moreover, at the circuit side 24 of the semiconductor body 11 an integrated circuit 18 is arranged.

15

An electrically conductive via 12 extends through the semiconductor body 11 and a part of the non-conductive material 22. The via 12 has a main axis of extension which is perpendicular to the main plane of extension of the substrate
20 27. This means the main axis of extension of the via 12 is parallel to a vertical direction z which is perpendicular to the main plane of extension of the substrate 27. The via 12 has a lateral size which is given in a first lateral direction x that is perpendicular to the vertical direction
25 z . This means the first lateral direction x is parallel to the main plane of extension of the substrate 27. The via 12 has a top side 13 which faces away from the non-conductive material 22. A bottom side 14 of the via 12 is arranged at the side of the via 12 which faces away from the top side 13
30 of the via 12.

The via 12 can be formed in the semiconductor body 11 by etching a trench 20 in the semiconductor body 11 from a

contact side 23 which faces away from the non-conductive material 22. The trench 20 comprises inner walls 21 which are coated with an isolation layer 26. The isolation layer 26 is deposited at the top side 13 of the via 12 such that also the
5 substrate 27 is at least partially covered with the isolation layer 26. After the deposition of the isolation layer 26, the inner walls 21 of the trench 20 are coated with an electrically conductive contact material 28 which can be tungsten. After the deposition of the contact material 28, a
10 passivation layer 25 is deposited at the inner walls 21 of the trench 20. Furthermore, a back contact 29 is deposited at the contact side 23 of the semiconductor body 11 where the back contact 29 can be electrically contacted. The back contact 29 can comprise aluminum. The contact side 23 of the
15 semiconductor body 11 is partially coated with another passivation layer 25.

In this embodiment, the trench 20 of the via 12 is not completely filled with the isolation layer 26, the
20 passivation layer 25 and the contact material 28. This means the via 12 comprises an inner volume which is free of the isolation layer 26, the contact material 28 and the passivation layer 25.

25 At the bottom side 14 of the via 12, an electrically conductive etch-stop layer 15 is arranged in a plane which is parallel to the first lateral direction x. When the trench 20 is etched in the semiconductor body 11, the material of the semiconductor body 11 and the non-conductive material 22 is
30 etched until the etch-stop layer 15. This means the etch-stop layer 15 acts as an etch stop for the etching of the trench 20.

The etch-stop layer 15 can be formed by aluminum and the lateral extent in the first lateral direction x of the etch-stop layer 15 is larger than the lateral size of the via 12. In this case, the etch-stop layer 15 is arranged
5 symmetrically below the via 12 with respect to the vertical direction z.

Two electrically conductive contact layers 16 are arranged at the bottom side 14 of the via 12 in a plane which is parallel
10 to the first lateral direction x and the etch-stop layer 15 is arranged between the via 12 and the contact layers 16 in vertical direction z. This means the two contact layers 16 are arranged below the etch-stop layer 15 in vertical direction z and they are also symmetrically arranged with
15 respect to the vertical direction z. The lateral extent in the first lateral direction x of the contact layers 16 is smaller than the lateral size of the via 12.

The first contact layer 16 which is arranged between the
20 second contact layer 16 and the etch-stop layer 15 is electrically connected with the etch-stop layer 15 by electrically conductive connections 17 which extend in vertical direction z between the etch-stop layer 15 and the first contact layer 16. The second contact layer 16 is
25 electrically connected with the first contact layer 16 by the connections 17 which extend in vertical direction z between the two contact layers 16. The etch-stop layer 15 is in mechanical and electrical contact with the contact material 28 at the bottom side 14 of the via 12. The etch-stop layer
30 15, the contact layer 16 and the connections 17 are surrounded by the non-conductive material 22.

If the semiconductor device 10 is heated and cooled down again during processing, the metals of the etch-stop layer 15, the contact layer 16 and the contact material 28 of the via 12 show different thermal expansion than the non-conductive material 22. Therefore, cracks can occur around the via 12. However, since the lateral extent in the first lateral direction x of the contact layer 16 is smaller than the lateral size of the via 12, the total area where a metal is in mechanical contact with the non-conductive material 22 is decreased. If the lateral extent in the first lateral direction x of the contact layer 16 is below a critical size, no cracks are formed because of the difference in the coefficients of thermal expansion. Therefore, the semiconductor device 10 can be operated more efficiently.

In the first lateral direction x next to the contact layer 16 and the etch-stop layer 15, several metal pads 31 can be arranged. In this case, the metal pads 31 are arranged in the same lateral planes as the etch-stop layer 15 and the contact layer 16. The metal pads 31 can comprise a metal as, for example, aluminum. The metal pads 31 are electrically connected by connections 17. It is possible that the contact layers 16 are electrically connected with one of the metal pads 31. It is possible that the contact layers 16 are electrically connected with the metal pads 31 in another plane through the semiconductor device 10 which is not shown in figure 1. The metal pads 31 are electrically connected with an electrically conductive top contact 32 of the semiconductor device 10 and the integrated circuit 18. The top contact 32 of the semiconductor device 10 is arranged at a top contact side 33 of the semiconductor device 10 which faces away from the contact side 23 of the semiconductor body 11. The top contact 32 can have a thickness in vertical

direction z that is larger than the thickness of the etch-stop layer 15 and of the contact layer 16.

In figure 2, a top view on the via 12 and a contact layer 16 is shown. In this embodiment, the via 12 has a circular shaped cross-section. Therefore, the lateral size of the via 12 is given by the diameter of the via 12. The contact layer 16 which is arranged below the via 12 has a rectangular shape. In the first lateral direction x, the extent of the contact layer 16 is smaller than the diameter of the via 12. However, in a second lateral direction y, which is perpendicular to the first lateral direction x, the lateral extent of the contact layer 16 is larger than the diameter of the via 12. Therefore, the contact layer 16 can extend towards other parts of the semiconductor device 10 and it can, for example, be electrically connected with an integrated circuit 18 of the semiconductor device 10.

In figure 3, a schematic cutaway view of a part of an exemplary embodiment of the semiconductor device 10 is shown. The via 12 is arranged within the semiconductor body 11 and the inner walls 21 of the via 12 are coated with an isolation layer 26 and the contact material 28. The etch-stop layer 15 is arranged at the bottom side 14 of the via 12. Two contact layers 16 are also arranged at the bottom side 14 of the via 12. Furthermore, three intermediate layers 19 are arranged at the bottom side 14 of the via 12. The lateral extent in the first lateral direction x of the intermediate layers 19 is larger than the lateral size of the via 12. The intermediate layer 19 which is the furthest away from the via 12 in vertical direction z is thicker in vertical direction z than the contact layers 16 and the other intermediate layers 19. Moreover, the thicker intermediate layer 19 is structured

with the non-conductive material 22. It is structured in such a way that a grid structure of the thicker intermediate layer 19 is formed. Consequently, the probability of crack formation can be decreased since the total amount of metal is reduced.

5

Reference numerals

- 10: semiconductor device
- 11: semiconductor body
- 5 12: via
- 13: top side
- 14: bottom side
- 15: etch-stop layer
- 16: contact layer
- 10 17: connection
- 18: integrated circuit
- 19: intermediate layer
- 20: trench
- 21: inner wall
- 15 22: non-conductive material
- 23: contact side
- 24: circuit side
- 25: passivation layer
- 26: isolation layer
- 20 27: substrate
- 28: contact material
- 29: back contact
- 31: metal pad
- 32: top contact
- 25 33: top contact side
- x: first lateral direction
- y: second lateral direction
- z: vertical direction

Claims

1. Semiconductor device (10), comprising:

- a semiconductor body (11),
- 5 - an electrically conductive via (12) which extends through at least a part of the semiconductor body (11), where the via (12) has a lateral size which is given in a first lateral direction (x) that is perpendicular to a vertical direction (z) given by the main axis of extension of the
- 10 via (12) and where the via (12) has a top side (13) and a bottom side (14) that faces away from the top side (13),
- an electrically conductive etch-stop layer (15) arranged at the bottom side (14) of the via (12) in a plane which is parallel to the first lateral direction (x), and
- 15 - at least one electrically conductive contact layer (16) at the bottom side (14) of the via (12) in a plane which is parallel to the first lateral direction (x), wherein:
 - the lateral extent in the first lateral direction (x) of the etch-stop layer (15) is larger than the lateral size
 - 20 of the via (12),
 - the lateral extent in the first lateral direction (x) of the contact layer (16) is smaller than the lateral size of the via (12), and
 - the etch-stop layer (15) is arranged between the
 - 25 electrically conductive via (12) and the contact layer (16) in the vertical direction (z).

2. Semiconductor device (10) according to claim 1, wherein the lateral extent in the first lateral direction (x) of the

30 contact layer (16) is between 10 μm and 39 μm .

3. Semiconductor device (10) according to one of the preceding claims, wherein at least one of the at least one

contact layer (16) has a thickness in vertical direction (z) that is larger than the thickness of the etch-stop layer (15).

5 4. Semiconductor device (10) according to one of claims 1 or 2, wherein the semiconductor device (10) comprises an electrically conductive top contact (32) at a top contact side (33) of the semiconductor device (10) facing away from the top side (13) of the via (12), where the top contact (32)
10 has a thickness in vertical direction (z) that is larger than the thickness of the etch-stop layer (15) and of the contact layer (16), respectively.

15 5. Semiconductor device (10) according to one of claims 1, 2 or 4, wherein the etch-stop layer (15) and at least one of the at least one contact layer (16) have the same thickness in vertical direction (z).

20 6. Semiconductor device (10) according to one of the preceding claims, wherein the semiconductor device (10) comprises at least two contact layers (16).

25 7. Semiconductor device (10) according to one of the preceding claims, wherein the etch-stop layer (15) and the at least one contact layer (16) are electrically connected by at least one electrically conductive connection (17).

30 8. Semiconductor device (10) according to one of the preceding claims, wherein at least one of the etch-stop layer (15) and the at least one contact layer (16) is electrically connected with an integrated circuit (18) of the semiconductor device (10).

9. Semiconductor device (10) according to one of the preceding claims, wherein at least one of the at least one contact layer (16) is a structured layer which is structured with an electrically non-conductive material (22) in such a way that it is formed as a grid.

10. Semiconductor device (10) according to one of the preceding claims, wherein at least one electrically conductive intermediate layer (19) is arranged at the bottom side (14) of the via (12) in a plane which is parallel to the first lateral direction (x) and the lateral extent in the first lateral direction (x) of the intermediate layer (19) is equal to or larger than the lateral size of the via (12).

11. Semiconductor device (10) according to the preceding claim, wherein the intermediate layer (19) is arranged between the etch-stop layer (15) and the contact layer (16) in vertical direction (z).

12. Semiconductor device (10) according to one of the preceding claims, wherein the electrically conductive via (12) is formed by a trench (20) which is at least partially coated with an electrically conductive contact material (28) at inner walls (21) of the trench (20).

13. Semiconductor device (10) according to the preceding claim, wherein an inner volume of the trench (20) is free of the contact material (28).

14. Semiconductor device (10) according to the preceding claim, wherein the etch-stop layer (15) is in electrical and mechanical contact with the contact material (28) of the via (12).

15. Semiconductor device (10) according to one of the preceding claims, wherein the lateral extent in a second lateral direction (y) of at least one of the at least one
5 contact layer (16) is larger than the lateral extent in the second lateral direction (y) of the via (12).

FIG 1




FIG 2





FIG 3



INTERNATIONAL SEARCH REPORT

International application No

PCT/EP2018/053694

A. CLASSIFICATION OF SUBJECT MATTER
INV. H01L23/48
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X Y	US 2015/102497 A1 (PARK JAE-HWA [KR] ET AL) 16 April 2015 (2015-04-16) paragraphs [0050] - [0110]; figures 2-5	1,2,4-8, 10-12,14 3,4,9, 13,15
X Y	----- JP 2013 118264 A (ELPIDA MEMORY INC) 13 June 2013 (2013-06-13) paragraphs [0014] - [0024]; figure 1	1-4,6-9, 11,12,14 3,4,9, 13,15
X Y	----- US 2008/079152 A1 (TANAKA NAOTAKA [JP] ET AL) 3 April 2008 (2008-04-03) paragraphs [0069], [0072], [0077], [0081], [0083] - [0086]; figures 17-19	1,6-10, 12-14
Y	----- US 2016/351492 A1 (WATANABE SHINYA [JP] ET AL) 1 December 2016 (2016-12-01) figure 4	15
	----- -/-	



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

14 May 2018

Date of mailing of the international search report

24/05/2018

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Ploner, Guido

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2018/053694

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2014/264881 A1 (CARRILLO-RAMIREZ RODRIGO [US]) 18 September 2014 (2014-09-18)	9
A	paragraphs [0019], [0026] - [0034]; figures 1-6	1,8
A	----- US 2009/108464 A1 (UCHIYAMA SHIRO [JP]) 30 April 2009 (2009-04-30) paragraphs [0228] - [0294]; figures 14-32 -----	1-13

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/EP2018/053694

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2015102497 A1	16-04-2015	JP 2015079961 A KR 20150043933 A US 2015102497 A1	23-04-2015 23-04-2015 16-04-2015
JP 2013118264 A	13-06-2013	NONE	
US 2008079152 A1	03-04-2008	JP 4979320 B2 JP 2008085226 A US 2008079152 A1 US 2010258948 A1 US 2011133336 A1	18-07-2012 10-04-2008 03-04-2008 14-10-2010 09-06-2011
US 2016351492 A1	01-12-2016	CN 106206337 A JP 2016225478 A TW 201642365 A TW 201735204 A US 2016351492 A1	07-12-2016 28-12-2016 01-12-2016 01-10-2017 01-12-2016
US 2014264881 A1	18-09-2014	US 2014264881 A1 WO 2014149274 A1	18-09-2014 25-09-2014
US 2009108464 A1	30-04-2009	JP 5656341 B2 JP 2009111061 A US 2009108464 A1	21-01-2015 21-05-2009 30-04-2009