

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
1 May 2003 (01.05.2003)


PCT

(10) International Publication Number
WO 2003/036884 A3

- (51) International Patent Classification⁷: **H04L 12/56** (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.
- (21) International Application Number: PCT/US2002/033763
- (22) International Filing Date: 21 October 2002 (21.10.2002)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 60/345,315 22 October 2001 (22.10.2001) US
- (71) Applicant: **SUN MICROSYSTEMS, INC.** [US/US]; 4150 Network Circle, Santa Clara, CA 95054 (US).
- (72) Inventors: **KOHN, Leslie, D.**; 43967 Rosemere Drive, Fremont, CA 94539 (US). **WONG, Michael, K.**; 26 Gold-
enridge Ct., San Mateo, CA 94402 (US).
- (74) Agent: **PENILLA, Albert, S.**; Martine & Penilla, LLP, Suite 170, 710 Lakeway Drive, Sunnyvale, CA 94085 (US).
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:** — with international search report

[Continued on next page]

(54) Title: METHOD AND APPARATUS FOR INTEGRATION OF COMMUNICATION LINKS WITH A REMOTE DIRECT MEMORY ACCESS PROTOCOL



(57) Abstract: In one embodiment, a server is provided. The server includes multiple application processor chips. Each of the multiple application processor chips includes multiple processing cores. Multiple memories corresponding to the multiple processor chips are included. The multiple memories are configured such that one processor chip is associated with one memory. A plurality of fabric chips enabling each of the multiple application processor chips to access any of the multiple memories are included. The data associated with one of the multiple application processor chips is stored across each of the multiple memories. In one embodiment, the application processor chips include a remote direct memory access (RDMA) and striping engine. The RDMA and striping engine is configured to store data in a striped manner across the multiple memories. A method for allowing multiple processors to exchange information through horizontal scaling is also provided.



— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(88) Date of publication of the international search report:
12 August 2004

INTERNATIONAL SEARCH REPORT

International Application No.
PCT/US 02/33763

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H04L12/56

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 4 754 394 A (BRANTLEY JR WILLIAM C ET AL) 28 June 1988 (1988-06-28) abstract; figure 5 column 3, line 13 - line 17	1,2,4,6, 7,9, 11-14, 18,19
A	DELL-COM: "Infiniband Architecture: Next-Generation Server I/O" WHITE PAPER, October 2000 (2000-10), XP002242048 figure 1 figure 6 page 8, left-hand column, line 12 - line 20 ----- -/--	2,13

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

Z document member of the same patent family

Date of the actual completion of the international search

21 June 2004

Date of mailing of the International search report

30/06/2004

Name and mailing address of the ISA
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Bosch Vivancos, P

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 02/33763

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	LONG D D E ET AL: "Swift/RAID: A Distributed RAID System" COMPUTING SYSTEMS, USENIX ASSOCIATION, BERKELEY, CA, US, 1994, pages 333-359, XP002156330 ISSN: 0895-6340 abstract page 2, line 1 - line 15 figure 2	1,3,5, 8-12, 14-17
A	----- OLUKOTUN K ET AL: "THE CASE FOR A SINGLE-CHIP MULTIPROCESSOR" ACM SIGPLAN NOTICES, ASSOCIATION FOR COMPUTING MACHINERY, NEW YORK, US, vol. 31, no. 9, 1 September 1996 (1996-09-01), pages 2-11, XP000639220 NEW-YORK, ÉTATS-UNIS DAMÉRIQUE ISSN: 0362-1340 figure 3	1-19
P,X	----- US 2002/065998 A1 (BUCKLAND PAT ALLEN) 30 May 2002 (2002-05-30) figure 5 page 1, left-hand column, line 36 - line 42 page 1, left-hand column, line 54 - line 57 page 1, right-hand column, line 1 - line 2 page 3, left-hand column, line 30 - line 34 page 4, left-hand column, line 43 - line 48 -----	1,3-8

INTERNATIONAL SEARCH REPORT

Information on patent family members

national Application No

T/US 02/33763

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 4754394	A	28-06-1988	CA 1236588 A1	10-05-1988
			CN 85107534 A ,B	15-04-1987
			DE 3586389 D1	27-08-1992
			DE 3586389 T2	04-03-1993
			EP 0179401 A2	30-04-1986
			GB 2165975 A ,B	23-04-1986
			HK 23690 A	06-04-1990
			HK 89995 A	16-06-1995
			IN 166397 A1	28-04-1990
			JP 1817171 C	18-01-1994
			JP 5020776 B	22-03-1993
			JP 61103258 A	21-05-1986
			KR 9101736 B1	22-03-1991
			PH 25478 A	01-07-1991
			US 4980822 A	25-12-1990
<hr/>				
US 2002065998	A1	30-05-2002	NONE	
<hr/>				