




- (51) International Patent Classification: *H01L 31/068* (2012.01) *H01L 31/18* (2006.01)
- (21) International Application Number: PCT/US2012/042736
- (22) International Filing Date: 15 June 2012 (15.06.2012)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 13/160,721 15 June 2011 (15.06.2011) US
- (71) Applicant (for all designated States except US): **VARIAN SEMICONDUCTOR EQUIPMENT ASSOCIATES, INC.** [US/US]; 35 Dory Road, Gloucester, MA 01930 (US).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): **GRAFF, John, W.** [US/US]; 25 Walker Road, Swampscott, MA 01907 (US).
- (74) Agent: **LUCEK, Nathaniel**; Varian Semiconductor Equipment, Associates, Inc., 35 Dory Road, Gloucester, MA 01930 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,

[Continued on next page]

(54) Title: PATTERNED DOPING FOR POLYSILICON EMITTER SOLAR CELLS



(57) Abstract: An improved method of manufacturing a polysilicon solar cell is disclosed. To create the polysilicon layer, which has p-type and n-type regions, the layer is grown in the presence of one type of dopant. After the doped polysilicon layer has been created, ions of the opposite dopant conductivity are selectively implanted into portions of the polysilicon layer. This selective implant may be performed using a shadow mask.



TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG). **Published:**

— *without international search report and to be republished upon receipt of that report (Rule 48.2(g))*

PATTERNED DOPING FOR POLYSILICON EMITTER SOLAR CELLS

Background

Ion implantation is a standard technique for introducing conductivity-altering impurities into a workpiece. A desired impurity material is ionized in an ion source, the ions are accelerated to form an ion beam of prescribed energy, and the ion beam is directed at the surface of the workpiece. The energetic ions in the beam penetrate into the bulk of the workpiece material and are embedded into the crystalline lattice of the workpiece material to form a region of desired conductivity.

Solar cells are one example of a device that uses silicon workpieces. Any reduced cost to the manufacture or production of high-performance solar cells or any efficiency improvement to high-performance solar cells would have a positive impact on the implementation of solar cells worldwide. This will enable the wider availability of this clean energy technology.

Solar cells are typically manufactured using the same processes used for other semiconductor devices, often using silicon as the substrate material. A semiconductor solar cell is a simple device having an in-built electric field that separates the charge carriers generated through the absorption of photons in the semiconductor material. This electric field is typically created through the formation of a p-n junction (diode) which is created by differential doping of the semiconductor material. Doping a part of the semiconductor substrate (e.g. surface region) with impurities of opposite polarity forms a p-n junction that may be used as a photovoltaic device converting light into electricity.

FIG. 1 shows a cross section of a representative solar cell 100, where the p-n junction 120 is located away from the illuminated surface. Photons 10 enter the solar cell 100 through the top (or illuminated) surface, as signified by the arrows. These photons pass through an anti-reflective coating 104, designed to maximize the number of photons that penetrate the substrate 100 and minimize those that are reflected away from the substrate. The ARC 104 may be comprised of an SiN_x layer. Beneath the ARC 104 may be a passivation layer 103, which may be composed of silicon dioxide. Of course, other dielectrics may be used. On the back side of the solar cell 100 are an aluminum emitter region 106 and an aluminum layer 107. Such a design may be referred to as an Al back emitter cell in one instance.

Internally, the solar cell 100 is formed so as to have a p-n junction 120. This junction is shown as being substantially parallel to the bottom surface of the solar cell 100, although there are other implementations where the junction may not be parallel to the surface. In some embodiments, the solar cell 100 is fabricated using an n-type substrate 101. The photons 10 enter the solar cell 100 through the n+ doped region, also known as the front surface field (FSF) 102. The photons with sufficient energy (above the bandgap of the semiconductor) are able to promote an electron within the semiconductor material's valence band to the conduction band. Associated with this free electron is a corresponding positively charged hole in the valence band. In order to generate a photocurrent that

can drive an external load, these electron-hole (e-h) pairs need to be separated. This is done through the built-in electric field at the p-n junction 120. Thus, any e-h pairs that are generated in the depletion region of the p-n junction 120 get separated, as are any other minority carriers that diffuse to the depletion region of the device. Since a majority of the incident photons 10 are absorbed in near surface regions of the solar cell 100, the minority carriers generated in the emitter need to diffuse to the depletion region and get swept across to the other side.

Some photons 10 pass through the front surface field 102 and enter the p-type emitter 106. These photons 10 can then excite electrons within the p-type emitter 106, which are free to move into the front surface field 102. The associated holes remain in the emitter 106. As a result of the charge separation caused by the presence of this p-n junction 120, the extra carriers (electrons and holes) generated by the photons 10 can then be used to drive an external load to complete the circuit.

By externally connecting the base through the front surface field 102 to the emitter 106 through an external load, it is possible to conduct current and therefore provide power. To achieve this, contacts 105, typically metallic and in some embodiments silver, are placed on the outer surface of the front surface field 102.

FIG. 2 illustrates a second embodiment of a solar cell 200. In this embodiment, the p-n junction is not created within the substrate 201. Rather, the substrate 201, typically an n-type silicon substrate, is isolated from the back surface by thin oxide tunnel layer 202. The tunnel oxide layer is sufficiently thin to allow electrons to tunnel through the layer 202, such as between 1 and 4 nanometers. This layer 202 may be silicon dioxide or another suitable dielectric material. On the opposite side of the tunnel oxide layer is a polysilicon layer 203. This layer has n-type regions 204a and p-type regions 204b, located adjacent to each other. Where these regions meet, a p-n junction 210 is formed. Contacts 25 are then applied to the n-type regions 204a and p-type regions 204b. In some embodiment, a second tunnel oxide layer 206 exists on the front surface of the substrate 201. In this embodiment, an n-type polysilicon layer 207 may be applied to the second tunnel oxide layer 206.

This embodiment of a solar cell has several advantages. First, its efficiency may be greater than the traditional solar cell of FIG. 1. This may be due to reduced recombination of carriers within the substrate.

However, the production of these polysilicon solar cells is time consuming and costly, requiring many process steps. Therefore, an improved method of manufacturing polysilicon solar cells is needed.

Summary

An improved method of manufacturing a polysilicon solar cell is disclosed. To create the polysilicon layer, which has p-type and n-type regions, the layer is grown in the presence of one type of dopant. After the doped polysilicon layer has been created, ions of the opposite dopant conductivity

are selectively implanted into portions of the polysilicon layer. This selective implant may be performed using a shadow mask.

Brief Description of the Drawings

5 For a better understanding of the present disclosure, reference is made to the accompanying drawings, which are incorporated herein by reference and in which:

FIG. 1 is a cross-sectional side view of a first embodiment of a solar cell of the prior art;

FIG. 2 is a cross-sectional side view of a second embodiment of a solar cell of the prior art;

FIGs. 3A-E illustrates one embodiment of the sequence of manufacturing process steps;

FIGs. 4A-E illustrates a second embodiment of the sequence of manufacturing process steps;

10 and

FIGs. 5A-B illustrates a third embodiment of the sequence of manufacturing process steps.

Detailed Description

The embodiments of the solar cell are described herein in connection with an ion implanter. Beamline ion implanters, plasma doping ion implanters, or flood ion implanters may be used. In addition, other implant systems may be used. For example, an ion implanter without mass analysis or a plasma tool that focuses ions by modifying the plasma sheath may also be used. An ion beam that is focused to only implant specific portions of the solar cell, or grid-focused plasma systems can also be used for the embodiments disclosed herein. However, the gaseous diffusion, furnace diffusion, laser doping, other plasma processing tools, or other methods known to those skilled in the art may be used. In addition, while implant is described, deposition of the doped layers also can be performed. Also, while specific n-type and p-type dopants are listed, other n-type or p-type dopants may be used instead and the embodiments herein are not limited solely to the dopant listed. Thus, the invention is not limited to the specific embodiments described below.

As described above, polysilicon solar cells may offer efficiency advantages that are not possible with conventional solar cells. However, current manufacturing processes for these polysilicon solar cells are expensive and time consuming, thereby affecting their adoptions. One of the major issues associated with the fabrication of these polysilicon solar cells is the formation of a polysilicon layer with n-type regions and p-type regions.

FIGs. 3A-E show the sequence of manufacturing steps to create a polysilicon solar cell 300. FIG. 3A shows a substrate 301. This substrate 301 may be any suitable substrate, such as an n-type silicon substrate. The substrate 301 has a front surface 302 and a back surface 303. The front surface 302 is exposed to sunlight, while the electrical contacts will be created on the back surface 303.

FIG. 3B shows a tunnel oxide layer 304 formed on the back surface 303 of the substrate 301. The tunnel oxide layer may be between about 1 nm and 4 nm in thickness. In some embodiments, thermal oxidation is used to grow the tunnel oxide layer. This process may be performed in a furnace at a temperature above 800°C to cause oxygen (either molecular oxygen or water vapor) to react with

the back surface of the substrate to form silicon dioxide. Thus, both wet and dry oxidation may be used.

FIG. 3C shows a polysilicon layer 305, which is adjacent to the tunnel oxide 304. In one embodiment, the polysilicon layer 305 is deposited by using silane (SiH_4) at low pressure (such as less than 1 Torr) and at temperature ranging from 575°C to 650°C . This process is also known as low pressure chemical vapor deposition (LPCVD). In other embodiments, atmospheric pressure chemical vapor deposition (APCVD), plasma enhanced CVD (PECVD) or another suitable process may be used to grow the polysilicon layer 305. This layer 305 may be grown while introducing a dopant-containing gas in addition to silane. In one embodiment, diborane (B_2H_6) is introduced during the deposition process. This adds p-type dopants to the polysilicon layer as it is grown, thereby creating a p-type region throughout the polysilicon layer 305. In one instance the concentration of boron in the polysilicon layer is between $1\text{e}17/\text{cm}^3$ and $1\text{e}20/\text{cm}^3$. In another embodiment, phosphine (PH_3) or arsine (AsH_3) is introduced during the deposition process, thereby creating an n-type region throughout the polysilicon layer 305. In one instance the concentration of phosphorus (or arsenic) in the polysilicon layer is between $1\text{e}17/\text{cm}^3$ and $1\text{e}20/\text{cm}^3$. This polysilicon layer 305 is grown to a thickness of between 50 and 500 nm in one embodiment, although other thicknesses can be used.

FIG. 3D shows the next step in manufacturing process of the polysilicon solar cell 300. A mask, such as a shadow mask 320, is introduced between the back surface of the substrate 301 and the ion beam 330. This mask 320 is used to prevent the implantation of ions into portions of the polysilicon layer 305. The ions are of a species having a conductivity type opposite than of the dopant introduced during the deposition process. In other words, if a boron-based gas was used during deposition, ions of an n-type dopant, such as a Group V element, for example, phosphorus, will be implanted during this step. Similar, if arsine or phosphine were introduced during deposition, ions of a p-type dopant, such as a Group III, for example, boron, will be implanted during this step.

The amount of dopant of opposite conductivity implanted is sufficient to counterdope the implanted regions. In other words, if the polysilicon layer 305 was deposited with p-type dopant, an amount of n-type dopant is introduced to change the implanted regions to n-type regions. Furthermore, the amount of dopant of opposite conductivity type is sufficient to achieve a net free carrier concentration of between $1\text{e}17/\text{cm}^3$ and $1\text{e}20/\text{cm}^3$.

Implant parameters should be chosen such that a substantial majority (for example $> 90\%$) of the implanted species resides in the polysilicon layer, and does not penetrate into the tunnel oxide or into the substrate. Implant energies of less than 10kV are preferred, and $< 5\text{kV}$ are especially preferred.

In one embodiment, it is assumed that the polysilicon layer was doped using a p-type dopant during deposition, as shown in FIG. 3C. Therefore, ions of an n-type dopant, such as phosphorus, are implanted in FIG. 3D. The result of these steps is the creation of p-type regions 335 in those regions

of the polysilicon layer 305 that were covered by the mask 320, and the creation of n-type regions 336 in those regions of the polysilicon layer 305 that were implanted in FIG. 3D.

In another embodiment, it is assumed that the polysilicon layer was doped using an n-type dopant during deposition, as shown in FIG. 3C. Therefore, ions of a p-type dopant, such as boron, are implanted in FIG. 3D. The result of these steps is the creation of n-type regions 335 in those regions of the polysilicon layer 305 that were covered by the mask 320, and the creation of p-type regions 336 in those regions of the polysilicon layer 305 that were implanted in FIG. 3D.

FIGs. 4A-E show the sequence of manufacturing steps to create a polysilicon solar cell 400. FIG. 4A shows a substrate 401. This substrate 401 may be any suitable substrate, such as an n-type silicon substrate. The substrate 401 has a front surface 402 and a back surface 403. The front surface 402 is exposed to sunlight, while the electrical contacts will be created on the back surface 303.

FIG. 4B shows a tunnel oxide layer 404 formed on the back surface 403 of the substrate 401. The tunnel oxide layer may be between about 1 nm and 4 nm in thickness. In some embodiments, thermal oxidation is used to grow the tunnel oxide layer. This process may be performed in a furnace at a temperature above 800°C to cause oxygen (either molecular oxygen or water vapor) to react with the back surface of the substrate to form silicon dioxide. Thus, both wet and dry oxidation may be used.

FIG. 4C shows a polysilicon layer 405, which is adjacent to the tunnel oxide 404. In one embodiment, the polysilicon layer 305 is deposited by using silane (SiH_4) at low pressure (such as less than 1 Torr) and at temperature ranging from 575°C to 650°C. This process is also known as low pressure chemical vapor deposition (LPCVD). In other embodiments, atmospheric pressure chemical vapor deposition (APCVD), plasma enhanced CVD (PECVD) or another suitable process may be used to grow the polysilicon layer 405. The polysilicon layer 405 may be grown without introducing dopant gases during the deposition, which is known to improve uniformity of deposition.

FIG. 4D shows the next step in the manufacturing process of the polysilicon solar cell 400. Ions of a first dopant 425 are implanted in the polysilicon layer 405 to create a polysilicon layer 405 having the conductivity of the first dopant. For example, if phosphorus or another Group V is implanted, the polysilicon layer 405 will become n-type. Conversely, if boron or another Group III is implanted, the polysilicon layer 405 will become p-type. The concentration of dopant implanted is between $1\text{E}17/\text{cm}^3$ and $1\text{E}20/\text{cm}^3$. This is a blanket implant where the entire surface of the polysilicon layer 405 is implanted.

FIG. 4E shows the next step in manufacturing process of the polysilicon solar cell 400. A mask, such as a shadow mask 420, is introduced between the back surface of the substrate 401 and the ion beam 430. This mask 420 is used to prevent the implantation of ions into portions of the polysilicon layer 405. The ions are of a species having a conductivity type opposite than of the dopant implanted during the implantation process of FIG. 4D. In other words, if ions of a Group III element

were previously implanted, ions of an n-type dopant, such as a Group V element, for example, phosphorus, will be implanted during this step. Similar, if ions of a Group V element were previously implanted, ions of a p-type dopant, such as a Group III, for example, boron, will be implanted during this step.

5 It should be noted that the steps shown in FIGs. 4D and 4E may be done in the opposite order. In other words, the patterned implant may be performed first, followed by a blanket implant.

The amount of dopant of opposite conductivity implanted is sufficient to counterdope the implanted regions. In other words, if the polysilicon layer 305 was deposited with p-type dopant, an amount of n-type dopant is introduced to change the implanted regions to n-type regions.

10 Furthermore, the amount of dopant of opposite conductivity type is sufficient to achieve a net free carrier concentration of between $1e17/cm^3$ and $1e20/cm^3$.

 Implant parameters should be chosen such that a substantial majority (for example > 90%) of the implanted species resides in the polysilicon layer, and does not penetrate into the tunnel oxide or into the substrate. Implant energies of less than 10kV are preferred, and <5kV are especially
15 preferred.

 After the ions have been implanted, the solar cell is thermally treated to diffuse the dopants and remove damage caused by implantation. Since polysilicon is used, diffusion can be accomplished with lower temperature, shorter duration thermal processes. For example, thermal cycles of 500°C to 600°C for a duration of several seconds to a few minutes can be used. In another embodiment, a rapid
20 thermal anneal (RTP) can be used.

 It is recognized that when heavily doped p-type and n-type regions touch each other, as shown in FIG. 3E, there is a risk of parasitic shunting, due to tunneling or other mechanisms. This is especially important in polysilicon materials, which have a large number of defects. Therefore, in some embodiments, a processing step to physically separate the p-type region 335 from the n-type
25 regions 336 is performed to prevent parasitic shunt paths. For example, a laser could be used to create a trench between the n-type and p-type region. Alternatively a trench could be formed using wet chemical etching.

 In another embodiment, the substrate is prepared as shown in FIGs. 4A-C. Following these steps, the substrate is then implanted with ions 510 of a first species, using a patterned implant as
30 shown in FIG. 5A. This patterned implant uses a first mask 515 to implant species of a first conductivity type. In one embodiment, the first species is phosphorus or another Group V element. In another embodiment, the first species is boron or another Group III element. This implant creates implanted regions 520.

 A second patterned implant, using a second mask 530, which is aligned to the first mask 515,
35 is then performed, as shown in step 5B. An implant using ions 540 of a second species creates implanted regions 550. In the case where the first species was a Group V element, the second species

may be boron or another Group III element. Likewise, in the case where the first species was a Group III element, the second species may be phosphorus or another Group V element.

5 These two masks are designed to be non-overlapping and to guarantee a gap 560 between adjacent implanted regions 520, 550. As described above, the existence of a gap between the n-type regions and the p-type regions reduces parasitic shunting due to tunneling.

10 The present disclosure is not to be limited in scope by the specific embodiments described herein. Indeed, other various embodiments of and modifications to the present disclosure, in addition to those described herein, will be apparent to those of ordinary skill in the art from the foregoing description and accompanying drawings. Thus, such other embodiments and modifications are intended to fall within the scope of the present disclosure. Furthermore, although the present disclosure has been described herein in the context of a particular implementation in a particular environment for a particular purpose, those of ordinary skill in the art will recognize that its usefulness is not limited thereto and that the present disclosure may be beneficially implemented in any number of environments for any number of purposes. Accordingly, the claims set forth below
15 should be construed in view of the full breadth and spirit of the present disclosure as described herein.

What is claimed is:

1. A method of producing a solar cell using a substrate having a first surface and a second surface, comprising:
 - 5 forming a tunnel oxide layer on said second surface of said substrate;
 - forming a polysilicon layer having a first dopant contained therein on said tunnel oxide layer, said polysilicon layer having a first conductivity type;
 - introducing a mask between said polysilicon layer and an ion beam, to block regions of said polysilicon layer from said ion beam;
 - 10 implanting ions of a second dopant, said second dopant having a second conductivity opposite that of said first conductivity, into regions of said polysilicon layer in an amount sufficient to change said conductivity of said implanted regions to said second conductivity, thereby creating first implanted regions having a first conductivity and second implanted regions having a conductivity opposite that of said first implanted regions.
 - 15
2. The method of claim 1, wherein said polysilicon layer is formed by deposition of a gas comprising silane and a dopant gas selected from the group consisting of diborane, phosphine and arsine.
3. The method of claim 2, wherein said dopant gas comprises diborane and said second dopant comprises a Group V element.
- 20 4. The method of claim 2, wherein said dopant gas comprises phosphine or arsine and said second dopant comprises a Group III element.
5. The method of claim 1, further comprising thermally treating said substrate after said implanting, wherein said treatment is performed at a temperature between 500°C and 600°C.
- 25 6. The method of claim 1, further comprising creating a trench between said first implanted regions and said second implanted regions in order to prevent each of said first implanted regions and said second implanted regions from touching
7. A method of producing a solar cell using a substrate having a first surface and a second surface, comprising:
 - 30 forming a tunnel oxide layer on said second surface of said substrate;
 - forming a polysilicon layer on said tunnel oxide layer;
 - implanting ions of a first dopant having a first conductivity into said polysilicon layer;
 - introducing a mask between said polysilicon layer and an ion beam, to block regions of said polysilicon layer from said ion beam;
 - 35 implanting ions of a second dopant, said second dopant having a second conductivity opposite that of said first conductivity, into regions of said polysilicon layer in an amount

sufficient to change said conductivity of said implanted regions to said second conductivity, thereby creating first implanted regions having a first conductivity and second implanted regions having a conductivity opposite that of said first implanted regions.

5 8. The method of claim 7, further comprising creating a trench between said first implanted regions and said second implanted regions in order to prevent each of said first implanted regions and said second implanted regions from touching.

9. A method of producing a solar cell using a substrate having a first surface and a second surface, comprising:

10 forming a tunnel oxide layer on said second surface of said substrate;
forming a polysilicon layer on said tunnel oxide layer;
introducing a first mask between said polysilicon layer and an ion beam, to block regions of said polysilicon layer from said ion beam;
implanting ions of a first dopant having a first conductivity into said polysilicon layer,
15 thereby creating first implanted regions;
introducing a second mask between said polysilicon layer and an ion beam, to block regions of said polysilicon layer from said ion beam;
implanting ions of a second dopant, said second dopant having a second conductivity opposite that of said first conductivity, thereby creating second implanted regions s
20 having a conductivity opposite that of said first implanted regions, wherein said second mask aligned to said first mask such that said first implanted regions and said second implanted regions do not touch.

25




FIG. 1
(Prior Art)




FIG. 2
(Prior Art)




FIG. 3




FIG. 3




FIG. 4




FIG. 4




FIG. 5