



(22) Date de dépôt/Filing Date: 2004/03/31

(41) Mise à la disp. pub./Open to Public Insp.: 2004/10/04

(30) Priorité/Priority: 2003/04/04 (103 15 473.6) DE

(51) Cl.Int.⁷/Int.Cl.⁷ H05B 41/36


(71) Demandeur/Applicant:
PATENT-TREUHAND-GESELLSCHAFT FUER
ELEKTRISCHE GLUEHLAMPEN MBH, DE

(72) Inventeurs/Inventors:
FISCHER, KLAUS, DE;
KREITTMAYR, JOSEF, DE

(74) Agent: SMART & BIGGAR


(54) Titre : CIRCUIT D'INTERFACE POUR L'EXPLOITATION DE CHARGES CAPACITIVES

(54) Title: INTERFACE CIRCUIT FOR OPERATING CAPACITIVE LOADS



(57) Abrégé/Abstract:

The invention relates to an interface circuit which is suitable for operating capacitive loads such as electric ballasts for lamps at a mains supply circuit, in particular a phase gating dimmer. The interface circuit according to the invention short-circuits the load input if the mains supply circuit does not carry out a load supply.



ABSTRACT OF THE INVENTION**Interface circuit for operating capacitive loads**

5 The invention relates to an interface circuit which is suitable for operating capacitive loads such as electric ballasts for lamps at a mains supply circuit, in particular a phase gating dimmer. The interface circuit according to the invention short-circuits the
10 load input if the mains supply circuit does not carry out a load supply.

Figure 4a

**Patent-Treuhand-Gesellschaft
für elektrische Glühlampen mbH, Munich**

Interface circuit for operating capacitive loads

5

TECHNICAL FIELD

The invention relates to a circuit arrangement for operating capacitive loads at the mains using the example of electrical ballasts for lamps, in particular low pressure discharge lamps.

BACKGROUND ART

15 Circuit arrangements for operating low pressure discharge lamps are known in diverse embodiments. Generally, they contain a rectifier circuit for rectifying an AC voltage supply and for charging a capacitor, which is often referred to as a smoothing
20 capacitor. The DC voltage present across this capacitor serves for supplying an inverter which operates the low pressure discharge lamp. Similar configurations are also known for other types of lamps, for example in the form of electronic transformers for halogen lamps. The
25 invention furthermore quite generally relates to circuit arrangements for operating capacitive loads, the term "capacitive" meaning the so-called smoothing capacitor at the input of the inverter. Capacitive loads are intended to be understood hereafter as, in
30 particular, such lamps which are equipped with an electrical ballast having capacitive properties.

DISCLOSURE OF THE INVENTION

35 The invention is based on the technical problem of specifying a circuit arrangement for operating at capacitive loads at the mains which provides extended possibilities of use for the loads, to be precise in

- 2 -

particular for electrical lamps.

For this purpose, the invention provides an interface circuit for operating a capacitive load at a mains supply circuit, in particular a phase gating dimmer, wherein the interface circuit has a first switch, which is designed to short-circuit the input of the load if a mains supply to the input of the load is not effected.

By way of example, the invention is directed at an electronic ballast for a lamp with an integrated interface circuit of the abovementioned type for operating the lamp at a phase gating dimmer. The lamp is preferably a low pressure discharge lamp, but the invention can be applied to other types of lamps, such as e.g. high pressure discharge lamps or halogen lamps.

The inventors proceeded from the insight that the possibilities of dimming or of power regulation in the case of capacitive loads are worthy of improvement. In particular, capacitive loads such as low pressure discharge lamps (CFL) which are operated at mains supply circuits tend toward instabilities when the power supply is not constant, such as e.g. in the case of dimming. In the case of CFLs, for example, this is manifested by flickering, which is generally perceived as disturbing.

Although CFLs have hitherto also made use of complex pump circuits (known as circuits for reducing the mains current harmonics) which enable longer current conduction angles, that is to say a temporarily stabilized current consumption, and thus also improved dimming possibilities, what has a particularly disturbing effect in this case is that said pump circuits necessitate a high outlay on components and also a significantly more complex radio interference suppression. What is also disadvantageous here is that

- 3 -

the pump circuits used have to be designed in such a way that during the operation of these lamps without a dimmer, the mains current harmonics that occur do not exceed the applicable limit values. A further
5 disadvantage is that in the case of most pump circuits, the pump power depends on the instantaneous voltage of the DC voltage intermediate circuit and, consequently, asymmetries of the dimmer between two successive mains half-cycles can be amplified on account of positive
10 feedback properties of the pump circuit used, which may lead to significant flicker phenomena.

The basic concept of the invention is to make the abovementioned capacitive loads compatible with dimmer
15 circuits by means of an interface circuit and in doing so to avoid the abovementioned instabilities. In this case, the invention is directed in particular at operation at phase gating dimmers, which encounter difficulties in the case of capacitive loads on account
20 of the temporally discontinuous current consumption of the capacitive load - specifically if the instantaneous value of the AC voltage present is greater than the voltage present across the capacitor. In this case, the interface circuit according to the invention is
25 intended to enable a current flow through the phase gating dimmer in the remaining times as well, so that said current flows through a timing element contained in the dimmer.

30 For this purpose, a switch, preferably a first transistor, of the interface circuit is always switched on as soon as the mains AC voltage reaches its zero crossing. As an alternative, the transistor may also be switched on a short time after the zero crossing. The
35 first switch is preferably immediately switched off again as soon as the instantaneous value of the mains voltage is applied to the load. As a result, in the case of use at a dimmer, it is possible that the

- 4 -

current required for charging the dimmer-internal timing capacitor is defined only by the resistance of the dimmer timing element and can flow virtually unattenuated through the load. In particular, 5 practically no additional current attenuation arises. The switch is preferably controlled by means of a second switch, preferably by means of a second transistor. Preferably, said second transistor is connected to the mains supply itself (that is to say 10 before the rectification) at the load input via two resistors. As a result of this, the second transistor can practically "read out" the input voltage at the load and ascertain when a power supply is effected and the switch is to be switched on or off, without being 15 disturbed in this case by the rectifier circuit or for instance filter capacitances.

The interface circuit according to the invention may furthermore have a control circuit, which evaluates a 20 signal made available by the mains supply, preferably the supply voltage itself. For this purpose, by way of example, the duty ratio of the first transistor may be evaluated and a signal proportional thereto may be generated, which can be used for regulating the power 25 consumption of the load.

A preferred refinement of this control circuit has a parallel circuit comprising a series circuit having a third resistor and a third transistor, the base of 30 which is connected to the base of the first transistor, a second smoothing capacitor and a fourth resistor, the parallel circuit being connected in series with a fifth resistor, the tap of the control signal for the control of the power consumption of the load being provided 35 between the fourth resistor and the fifth resistor. In this case, the fifth resistor may be connected in series with the said parallel circuit in parallel with the load. As an alternative, it is possible to

- 5 -

integrate the fifth resistor for example in the inverter provided for supplying the load. In contrast to the first case, in which the fifth resistor must have a high resistance, in the latter case the fifth resistor may have a low resistance, so that voltage losses can be reduced. For elucidation, reference is made to the exemplary embodiment in accordance with Figure 5.

10 The functional principle set forth above can be applied to all customary mains voltages independently of the actual input circuit of loads. It is suitable both for loads with a bridge rectification in the input and an individual filter or smoothing capacitance and for
15 other input circuits having e.g. at least two diodes and at least two smoothing capacitors (so-called "3D-2C circuit", cf. Figure 4b, or "voltage doubler", cf. Figure 4c). In the case of the "2C-3D circuit", an arrangement comprising two capacitors and 3 diodes is
20 used instead of an individual smoothing capacitor. In the case of the voltage doubler, two capacitors are connected via two diodes on the mains side and connected to the inverter circuit. As a result of this, overall double the peak mains voltage can be made
25 available to the load, which makes it possible, for example, to operate lamps designed for a 220 V mains at a 110 V mains supply.

The interface circuit according to the invention may be
30 embodied separately in its own housing in order to connect it for example in parallel with a plurality of capacitive partial loads at a dimmer. As a result, it is possible cost-effectively to operate a plurality of capacitive loads without an integrated interface
35 function at a dimmer.

However, it may also advantageously be integrated with an electronic ballast and in particular in a compact

- 6 -

fluorescent lamp.

BRIEF DESCRIPTION OF THE DRAWINGS

- 5 The invention will be explained in more detail below on the basis of a plurality of exemplary embodiments. In this case, the exemplary embodiments show the preferred use of the interface circuit for operation with a CFL at a phase gating dimmer. In the figures:
- 10 Figure 1 shows a circuit of a conventional phase gating dimmer at which a capacitive load is operated,
- 15 Figure 2 shows the voltage-current profile for an interface circuit in accordance with figure 4a, where a) shows the profile of the mains voltage of the load, b) shows the charging current of a smoothing capacitor at the load, c) shows the control of the
- 20 second transistor and d) shows the voltage profile at the collector of the second transistor as functions of time,
- 25 Figure 3 shows a circuit arrangement according to the invention with a separate interface circuit,
- 30 Figure 4a shows an exemplary construction for an interface circuit according to the invention,
- 35 Figure 4b shows a construction of the interface circuit which is similar to Figure 4a, the smoothing capacitor being replaced by a capacitor/diode circuit arrangement,
- Figure 4c shows an exemplary circuit arrangement for

- 7 -

the embodiment according to Figure 3 in conjunction with a voltage doubler circuit;

5 Figure 5 shows a further circuit arrangement according to the invention with a control circuit (REG) for forming a signal proportional to the phase gating angle of the dimmer.

10 BEST MODE FOR CARRYING OUT THE INVENTION

An example of the use of the interface circuit according to the invention is shown in Figure 1. This figure shows a circuit in which a compact fluorescent
15 lamp CFL is operated by means of an AC voltage mains supply. The load CFL is supplied by this voltage source via a phase gating dimmer (between the points N and P). Phase gating dimmers supply a periodic mains supply to the load, which is released by the triggering of a
20 power switch triac via a variable timing element diac, TR, TC. By virtue of the interface circuit according to the invention, the timing element can also operate in the nonconducting state of the power switch (that is to say if no mains voltage is applied to the load). The
25 actual load is not present in the absence of a power supply for the timing element, so that the circuit arrangement of the actual load has no influence on the triggering operation of the power switch. It is thus possible to avoid the situation in which for instance
30 phase shifts occur which shift the triggering instants in each mains half-cycle and, at the load, may ultimately lead to undesirable flicker phenomena or the like.

35 In addition to the power switch Triac and the timing element formed from a diac, a capacitor TC and a variable resistor TR, the dimmer circuit is usually also provided with a fuse F and, for smoothing and

- 8 -

radio interference suppression, additionally a capacitor C and an inductance L. The interface circuit may be integrated into the ballast of the lamp CFL; this embodiment can be seen in detail in Figures 4a and 5 4b. The load CFL may also be operated with a separate interface circuit. Figure 3 diagrammatically shows such a construction for the operation of a plurality of lamps CFL (CFL1, CFL2, CFL3) at a single dimmer using a separate interface circuit IF.

10

The function of the interface circuit is described with reference to Figure 4a, which shows an exemplary circuit construction which realizes the functional principle described above.

15

The mains AC voltage is converted into a pulsating DC voltage in a rectifier GL.

20

A capacitor C1 is charged via a diode D1 and the rectifier GL to the peak value of the input voltage applied to the load and makes available for example to an inverter INV, which is not described in any greater detail, a DC voltage which is converted in said inverter into a high-frequency AC voltage for supplying 25 a low pressure discharge lamp CFL with a predeterminable lamp current.

30

In the example shown in Figure 4, the interface circuit IF according to the invention is formed by the resistors R1, R2, R3, R4, the diode D1, the resistors R5, R6, and the transistors T1 and T2. The switching path of the first transistor T1 runs in series with the diode D1 in parallel with the smoothing capacitor C1, which supplies the voltage required for the inverter 35 circuit INV for generating a high-frequency AC voltage for the lamp CFL. The transistor short-circuits the supply inputs of the load. A second transistor T2 serves for switching the transistor T1 on or off and is

- 9 -

connected by its collector (via a resistor R5) to the base of the transistor T1. In this case, the switching path of the second transistor T2 runs in parallel with the series circuit comprising the resistor R5 and the control path of the first transistor T1 (T2 thus switches T1 off and on). Thus, the first transistor can be switched off by the second transistor being switched on.

10 The method of operation of the circuit is as follows: the transistor T1 forms, in the switched-on state, via the bridge rectifier GL, a short circuit between the two mains input terminals. The polarity of the diode D1 prevents the transistor T1 from also short-circuiting the capacitor C1 in the switched-on state. Arranging the transistor T1 at the output of the bridge rectifier GL has the effect of reducing the input impedance of the load (CFL) to a minimum ("short circuit") both in the case of positive and in the case of negative half-cycles of the mains AC voltage (VS, see Figure 1).

With the resistors R1, R2 and R3, an image of the instantaneous input voltage of the circuit is formed and applied to the base of the transistor T2 via the resistor R4.

The arrangement of the resistors R1 and R2, which are connected on the mains side according to the invention, ensures that the zero crossings of the mains input voltage (reversal of the polarity of VS) can be detected reliably and independently of possibly present filter capacitances or else parasitic capacitances.

The transistor T1 is switched on via the resistors R5 and R6 with transistor T2 switched off. However, it is possible for T1 to be switched on, instead of by C1, via R6 and R5, also by means of a time-continuous signal available in the load or the inverter INV (for

- 10 -

example the supply of a control IC present in the inverter INV).

5 If T2 is switched on by a positive, sufficiently large voltage drop at R3 via R4, the transistor T1 is switched off. In this case, the resistors R4 and R5 serve to improve the switching behavior of T2 and T1.

10 What is achieved by the inverting function of T2 is that T1 is always switched on during the time t_a (cf. Figure 2), in which the instantaneous value of the mains AC voltage VS is present across the dimmer and the triac provided as switching element in the dimmer is nonconducting. As soon as the triac in the dimmer is
15 triggered (instant t_2 in Figure 2) and the instantaneous value of the mains AC voltage VS is thereby applied to the load (CFL), T1 is switched off and the capacitor C1 is charged via D1 to the peak value of the input voltage of the load (CFL) (cf. time
20 t_b in Figure 2b).

The transistor T1 used may be a low-power transistor which must admittedly have a breakdown voltage greater than the maximum mains voltage VS, but of which no
25 critical requirements whatsoever are made with regard to the current-carrying capacity and current gain.

The transistor T2 operating as a switching transistor is usually operated with a small base/emitter voltage
30 of about 0.6 V. This voltage is temperature-dependent, however, so that the switching voltage may vary (for example between 0.4 V and 0.6 V) on account of the operation of the circuit and the change in temperature associated therewith. Measures which compensate for the
35 temperature-dependent fluctuation of the control voltage could therefore be implemented, if appropriate. By way of example, for this purpose, a zener diode may be connected in series with the resistor R4 shown in

- 11 -

Figure 4a. It is thereby possible to increase the voltage (for example around 20 V) dropped across R3, with the result that the relative fluctuation of the voltage required for switching on the transistor T2 is reduced.

The interface circuit according to the invention functions independently of the input circuit used for the lamp. Figure 4b shows a variant of the input circuit in which the individual capacitor C1 shown in Figure 4a is replaced by a circuit comprising three diodes D2-D4 and 2 capacitors C1a, C1b ("2C-3D circuit"). During operation, the two capacitors are charged serially in this (buffer) circuit.

If, as shown in Figure 3, the interface function is intended to be constructed as a separate device IF without a load, it is necessary to feed the current required for switching on the transistor T1 via a resistor from an additional capacitor. In this case, said capacitor may have a relatively low capacitance since it does not have to provide the energy for feeding a load, but rather only the energy for controlling T1 via R6. One example of a circuit of this type is shown in Figure 4c. In this case, the load is connected to the mains via an input circuit which comprises two diodes D2, D3 and two capacitors C1a, C1b and serves as a "voltage doubler". The interface circuit is connected in parallel therewith and contains a capacitor C3 (mentioned above). In this "voltage doubler" circuit, the capacitors C1a and C1b are charged alternately (i.e. one by the positive and the other by the negative mains half-cycle) to the peak mains voltage. Thus, overall double the peak mains voltage is available to the load INV, CFL. This circuit can be utilized for example to operate lamps CFL designed for 220 V mains supplies at a 110 V mains (such as e.g. in the USA).

- 12 -

The invention may also be used for controlling the power consumption of a load. For the control of the power consumption of a load (CFL) or for the brightness control of a low pressure discharge lamp (CFL), it is necessary to generate a signal which is proportional to the phase gating angle set at the dimmer and is required as a desired value for example for a regulation of the lamp current in an inverter.

10

Preferably, in this case, the magnitude of the desired value is intended to be inversely proportional to the phase gating angle (large desired value for small phase gating angle); in this way, in the case of the arrangement shown in Figure 5, in the case of "little" dimming (i.e. high brightness in the case of a lamp), a high desired value is obtained, and vice versa. However, it is also possible to generate a directly proportional ratio between phase gating angle and desired value.

20

According to the invention, said signal is derived from the duty ratio of the transistor T1. This duty ratio corresponds to the ratio of the times t_a (triac switched off) and t_b (triac partially switched on) within a mains half-cycle (cf. Figure 2a).

25

An exemplary circuit for realizing this control is shown in Figure 5. What is shown is an embodiment in which the interface circuit IF (as in Figure 4) is integrated into the load and is connected between rectifier GL and smoothing capacitor C1. Between interface circuit IF and smoothing capacitor C1, a control circuit REG is connected as part of the interface circuit IF or separately from the latter. The control unit comprises a third transistor T3, the base of which is connected to the collector of the second transistor T2 (via the resistor R7) and which, in

30

35

- 13 -

series with the resistor R9, is part of a parallel circuit comprising a further smoothing capacitor C2 and a resistor R10. This parallel circuit is connected in series with a further resistor R8, so that this series
5 circuit runs parallel with the smoothing capacitor C2. In order to control the power consumption of the lamp CFL, the voltage drop smoothed by the capacitor C2 is coupled out as control signal DL via a line.

10 The resistors R7, R8, R9 and R10 and also the smoothing capacitor C2 and the transistor T3 are used to form a DC voltage signal whose magnitude is proportional to the duty ratio t_a/t_b .

15 A maximum value for the signal DL forwarded to the inverter INV is defined by the ratio of the resistances of R8 and R10. In the inverter, said signal DL serves as a desired value variable for a regulation or control of the power consumption of the load or the brightness
20 of a lamp CFL. This variable DL can then be processed in the inverter INV e.g. by means of an integrated circuit which correspondingly regulates the power consumption (brightness) of the lamp CFL. The maximum value of DL defined by R8 and R10 defines the maximum
25 power consumption of the load or the maximum brightness of the lamp.

If the transistor T3 is permanently switched on, a minimum value for the signal DL forwarded to the
30 inverter INV is defined by the ratio of the resistance of R8 and the total resistance of the parallel circuit of R10 and R9.

Through the switching of the transistor T3, which
35 corresponds temporarily to that of T1, a DC voltage which is dependent on the duty ratio of T1 and T3 and is smoothed by the capacitor C2 is established for DL. In this case, the resistor R7 serves to improve the

- 14 -

switching behavior of T3.

Instead of feeding the signal DL via R8 from the capacitor C1 it is also possible to use a different
5 signal present in the inverter circuit INV, which is not described in any greater detail here.

- 15 -

CLAIMS

WHAT IS CLAIMED IS:

- 5 1. An interface circuit for operating a capacitive
load at a mains supply circuit, in particular a
phase gating dimmer, wherein the interface circuit
has a first switch, which is designed to short-
circuit the input of the load if a mains supply to
10 the input of the load is not effected.
2. The interface circuit as claimed in claim 1,
wherein a first transistor is provided as a switch
for short-circuiting.
- 15 3. The interface circuit as claimed in one of the
preceding claims, wherein a second switch is
furthermore provided, which is designed to cancel
the short circuit of the input of the load if a
20 mains supply to the input of the load is effected.
4. The interface circuit as claimed in claim 3,
wherein the second switch is a second transistor.
- 25 5. The interface circuit as claimed in claim 4,
wherein the base of the second transistor is
connected to a respective mains-side input of a
rectifier via a first and a second resistor.
- 30 6. The interface circuit as claimed in one of the
preceding claims, wherein a control circuit is
provided, which is designed to evaluate a signal
generated by the mains supply circuit and to
generate a signal for controlling the power
35 consumption of the load.
7. The interface circuit as claimed in claim 6,
wherein the signal of the mains supply circuit is

- 16 -

the supply voltage.

8. The interface circuit as claimed in either of claims 6 and 7, wherein the control circuit is designed to generate, on the basis of the duty ratio of the switch, a signal proportional thereto for controlling the power consumption of the load.
9. The interface circuit as claimed in one of claims 6 to 8, wherein the control circuit has a parallel circuit comprising a series circuit comprising a third resistor and a third transistor, the base of which is connected to the base of the first transistor, a smoothing capacitor and a fourth resistor, the parallel circuit being connected in series with a fifth resistor, the tap of the control signal for the control of the power consumption of the load being provided between the fourth resistor and the fifth resistor.
10. The interface circuit as claimed in one of the preceding claims, which is embodied separately from load and mains supply in a separate construction.
11. A circuit arrangement for operating capacitive loads, in particular low pressure discharge lamps, at the mains with a phase gating dimmer, which has a power switch and a timing element, and the capacitive load, wherein an interface circuit as claimed in one of claims 1 to 10 is provided between the load and the phase gating dimmer.
12. An electronic ballast for a lamp with an integrated interface circuit as claimed in one of claims 1 to 9 for operating at a phase gating dimmer.

**Smart & Biggar
Ottawa, Canada
Patent Agents**





FIG. 1






FIG. 3




FIG. 4a

