An n-bit flash analog-to-digital converter includes a resistor ladder network having $2^n - 1 + 1$ nodes. Each node provides an intermediate reference voltage to a comparator stage (10, 11) which provides a first output signal (63) and a second output signal (65). The values of the first and second outputs reveal whether an input signal exceeds a particular reference voltage and whether it is exceeded by more than an LSB voltage. A combinational logic network (64) encodes the n-1 MSB's based on the first output signal's value and the LSB based on the second output signal's value for that stage.
FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

| AT  | Austria       | ES  | Spain       | MG  | Madagascar |
| AU  | Australia     | FI  | Finland     | ML  | Mali        |
| BB  | Barbados      | FR  | France      | MN  | Mongolia    |
| BE  | Belgium       | GA  | Gabon       | MR  | Mauritania  |
| BF  | Burkina Faso  | GB  | United Kingdom | MW  | Malawi      |
| BG  | Bulgaria      | GN  | Guinea      | NL  | Netherlands |
| BJ  | Benin         | GR  | Greece      | NO  | Norway      |
| BR  | Brazil        | HU  | Hungary     | PL  | Poland      |
| CA  | Canada        | IT  | Italy       | RO  | Romania     |
| CF  | Central African Republic | JP  | Japan       | SD  | Sudan       |
| CG  | Congo         | KP  | Democratic People's Republic of Korea | SE  | Sweden      |
| CH  | Switzerland   | KR  | Republic of Korea | SN  | Senegal     |
| CI  | Côte d'Ivoire | LI  | Liechtenstein| SU  | Soviet Union |
| CM  | Cameroon      | LK  | Sri Lanka   | TD  | Chad        |
| CS  | Czechoslovakia | LU  | Luxembourg | TG  | Togo        |
| DE  | Germany       | MC  | Monaco      | US  | United States of America |
FLASH ANALOG-TO-DIGITAL CONVERTER

FIELD OF THE INVENTION:

This invention relates generally to the field of analog-to-digital (A/D) converters, and specifically relates to the field of parallel flash A/D converters which convert an analog voltage into a binary number in a short time, typically a single clock cycle.

BACKGROUND OF THE INVENTION:

It has long been recognized that analog to digital conversion, i.e., the production of a binary number having a value related to an analog voltage input, presents a complex and challenging problem to circuit designers. Some A/D converters have been designed employing a successive approximation scheme. In such a device, a binary number generator is coupled to a digital-to-analog (D/A) converter (a relatively simple device). The output of the D/A converter is coupled to a first input of a comparator, and the input analog voltage is coupled to a second input of the comparator. The binary number is changed in value until a threshold value is determined at which the output of the D/A converter equals the input voltage, to within a suitable resolution. The binary number which the binary number generator is producing at that time is then deemed to be a digital equivalent of the input analog voltage.

A disadvantage of this type of device is that a series of binary approximations, which may consume a large number of system clock cycles, is required for finding the binary threshold value. Accordingly, this type of A/D converter is undesirably slow in operation.
To alleviate this problem of excessive time for producing a digital output, parallel flash A/D converter circuits have been employed. In a flash A/D circuit, a binary digital output can be produced in a single clock cycle. Conventional flash A/D converters have employed resistor ladder networks in which a series of resistors, each having the same value, is connected between high and low reference voltage sources. Nodes between the resistors provide reference voltages. Each node is connected to a stage, typically including a comparator, which produces an output signal whose value depends on whether or not the input voltage exceeds the corresponding reference voltage. Outputs of the stages are decoded to produce a binary number having a value related to the value of the analog input voltage.

It will be seen that, in general, a trade-off between circuit size and speed exists in A/D converters. The conventional successive approximation A/D converter is relatively small in size, but requires many clock cycles to provide a successive approximation digital equivalent of the analog input voltage. By contrast, the flash A/D converter described above produces an output in only one clock cycle, but requires a resistor ladder network having $2^{n+1}$ resistors to produce $2^n$ nodes, $2^n$ stages, each of which may include a comparator, and a decoding network which, if implemented as a programmable logic array, has $2^n$ inputs and $n$ outputs, and thereby requires a comparably large array of solid state devices for implementing the required interconnections. Thus there is a problem that an undesirably large circuit, or an undesirably large integrated circuit, has been required for producing a flash A/D converter.
SUMMARY OF THE INVENTION:

Accordingly, an object of the present invention is to provide a flash A/D converter circuit which is advantageously small in size and component count compared with conventional flash A/D converter circuits.

An additional object of the invention is to provide a flash A/D converter circuit which may be implemented as an advantageously small, low-power integrated circuit.

To achieve these and other objects, there is provided in accordance with the invention a flash A/D converter circuit including a resistor ladder network having two resistors of value R/2, one resistor of value R, and $2^{n-1}-1$ resistors each having a value 2R which are coupled in series between first and second reference voltages to provide a ladder network, having $2^{n-1}+1$ reference voltages, $2^{n-1}-1$ first stages, each first stage being coupled to receive a reference voltage from a corresponding node of the ladder network, and to receive the input voltage, and first and second outputs. Each stage includes means for producing at the first output a voltage having the first value when the input voltage falls between the reference voltage from the ladder network and the next higher reference voltage and a second value otherwise, and means for producing at the second output a first voltage value when the input voltage exceeds the ladder network reference voltage by more than a least significant bit voltage and a second value otherwise. The converter also includes two second stages having a single output having a first value when the input falls between the reference voltage from the ladder network and the next higher reference voltage, and a second value otherwise. Finally, the converter circuit includes a combinational logic network connected to the first outputs of each stage and including means for producing an n-1 bit binary number having a value related
to the highest ladder network reference voltage for which the input voltage exceeds the ladder network reference voltage, and means coupled to the second outputs of the stages for producing a least significant bit having a first value when the second output of the stage corresponding to the highest ladder network reference voltage which is lower in value than the input voltage has the first value, and having a second value otherwise. As a result, the n-1 bit binary number and the least significant bit together make up an n-bit binary number whose value is related to the value of the input analog voltage.

A circuit in accordance with the invention has several advantages over a conventional flash A/D converter. First, input current to the comparators is drawn from the ladder network, producing a linearity error in the ladder network reference voltages. A circuit in accordance with the invention has $2^{n-1}+1$ comparators connected to the resistor ladder, instead of $2^n$ as in conventional circuits, so the reference voltages at the ladder network have reduced linearity error. Secondly, a higher bandwidth for the resistor ladder is realized due to the reduced number of comparator connections. Also, since only $2^{n-1}+1$ comparators are employed to produce an n-bit binary number, less supply current is consumed and fewer devices are required. In addition, only $2^{n-1}+1$ connections are made to the input voltage. As a consequence, input impedance is increased and input capacitance is decreased. Finally, the overall circuit is considerably smaller in size and number of devices, because $2^{n-1}-1$ comparators are eliminated. If a programmable logic array (PLA) is employed as the combinational logic network, it is approximately half the size of a PLA employed in a conventional circuit.
BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic diagram of a flash A/D converter circuit according to the invention;

Fig. 2 is a detailed schematic diagram of a circuit for generating a reference voltage which is supplied to each of the stages of Fig. 1;

Fig. 3 is a schematic diagram of a first type of stage of the circuit of Fig. 1;

Fig. 3A is a schematic diagram of a second type of stage of the circuit of Fig. 1;

Fig. 4 is a schematic diagram of several adjacent stages as shown in Fig. 3, additionally showing interconnections between adjacent stages;

Fig. 5 is a schematic diagram of a second embodiment of a stage of the circuit of Fig. 1;

Fig. 6 is a schematic diagram of several adjacent ones of the stages of Fig. 5, showing interconnections in between adjacent stages; and

Figs. 7, 8, and 9 are schematic diagrams showing more detailed implementations of various components of the stages of Figs. 3 and 5.

DETAILED DESCRIPTION OF THE DRAWINGS

Fig. 1 shows a block diagram of a parallel flash A/D converter circuit according to the invention. The A/D converter is coupled to high and low reference voltages. The input analog voltage $V_{in}$ to be converted into a binary number lies somewhere in between the high and low reference voltages $V_h$ and $V_l$. If an n-bit binary number is to be produced, then the resolution of the binary number may be given by the equation

$$V_{LSB} = \frac{V_h - V_l}{2^n}$$

(1)

where $V_h$ is the high reference voltage and $V_l$ is the low reference voltage. The voltage $V_{LSB}$ given by this
equation is a change in input voltage which corresponds to an incremental increase or decrease in the output binary number. The incremental increase or decrease may involve a change in state of the least significant bit of the binary number, i.e., a change from 11000000 to 11000001, for example. Thus, the voltage given by the above equation may be called a least significant bit voltage, and represented by $V_{LSB}$.

Referring to Figure 1, a series resistor network 2 is shown connected between high and low voltage sources $V_h$ and $V_l$. The network includes first and second resistors 4, 6 each having a value $R/2$, where $R$ is a predetermined value. First ends of the first and second resistors 4, 6 are respectively connected to the voltage sources $V_h$ and $V_l$. A third resistor 7 has a first end coupled to the second end of the second resistor 6. The third resistor 7 has the value $R$. The resistors 4, 7 also have second ends, to which are connected a series of resistors 8 having values $2R$. While only a few of the resistors 8 are shown connected to each of the resistors 4 and 7, it will be understood that a series of $2^{n-1}-1$ of the resistors 8 are connected here, where $n$ is the number of bits of the binary output number which is to be produced by the circuit. Between each pair of adjacent resistors in the ladder network 2 is a node. There are a total of $2^{n-1}+1$ nodes. The variable $j$, where $1 \leq j \leq 2^{n-1}+1$, will be used to denote the nodes.

When current flows through the resistor ladder network 2 from the $V_h$ voltage source to the $V_l$ voltage source, each node may be regarded as a node in a voltage divider. Accordingly, treating the ladder network as a voltage divider, an intermediate reference voltage $V_j$ at
a jth node of the ladder network 2 may be calculated according to the following equations:

\[ V_1 = \frac{1}{2^h}(V_i - V_L) + V_L \quad \text{for } j=1 \]

\[ V_2 = \frac{3}{2}(V_i - V_L) + V_L \quad \text{for } j=2 \]

\[ V_j = \frac{\lfloor 2^{j-5}/2 \rfloor (V_i - V_L)}{2^n} + V_L \quad \text{for } 3 \leq j \leq 2^{n-1} + 1 \]

In Fig. 1, each node is shown with a corresponding j value. For instance, the node between the resistor 6 and the resistor 7 is labeled j=1, the next node is labeled j=2, and so on. The node between the resistor 4 and the adjacent resistor 8 is labeled j=2^{n-1}+1, the next adjacent node is labeled j=2^{n-1}, and so on. Thus, the resistors 4, 6, and 7, and 2^{n-1}-1 of the resistors 8 together make up a series ladder network having 2^{n-1}+1 nodes. Fig. 1 additionally shows, in block diagram form, a series of first comparator stages 10 and two second comparator stages 11. The second stages 11 are coupled to the first and (2^{n-1}+1)th nodes. There are 2^n-1 stages 10, each one coupled to a respective node of the resistor ladder network 2. Each of the stages 11 is coupled to receive the input analog voltage \( V_{in} \). Each of the stages 10 is coupled to receive the input analog voltage \( V_{in} \) and a reference resolution voltage \( V_{LSBREF} \) which is produced by a reference voltage generator 12.

Fig. 2 shows a detailed circuit diagram of the reference voltage generator 12. The generator 12 produces a voltage \( V_{LSBREF} \) whose value represents the gain of the comparator input stage times the limit of resolution of the A/D converter circuit, i.e., a voltage whose value corresponds to the change in voltage of the input signal \( V_{in} \) which would cause the least significant digit of the output binary number to change value. A resolution voltage or least significant bit voltage \( V_{LSB} \)
may be expressed by equation (1), as shown above and repeated here:

\[
V_{LSB} = \frac{V_H - V_L}{2^n}
\]

This voltage value \(V_{LSB}\) is generated across a resistor 16 shown in Fig. 2. A current source 14 and the resistor 16 respectively have values \(I_{LSB}\) and \(R_{LSB}\) such that

\[
I_{LSB} \times R_{LSB} = V_{LSB}
\]

Transistors 18, 20 are interconnected in a differential amplifier configuration as shown. Their collectors are coupled through suitable resistors to an emitter of a transistor 17 configured to act as a diode, having a base and collector coupled to a power supply voltage \(V_{CC}\). The emitters of the transistors 18, 20 are coupled together through a current source to a low power supply voltage \(V_{EE}\). Emitter-follower circuits are coupled between the bases of the transistors 18, 20 and the ends of the resistor 16. A first end of the resistor 16 is coupled to a base of a transistor 19A, whose collector is coupled to a high power supply voltage and whose emitter is coupled through a current source 19B to a low power supply voltage. The base of the transistor 18 is coupled to the emitter of the transistor 19A. A similar emitter-follower circuit including a transistor 21A and a current source 21B is coupled between a second end of the resistor 16 and the base of the transistor 20. Accordingly, the voltage at the collector of the transistor 20 has a value \(V_{LSBREF}\).
Returning now to Fig. 1, this voltage $V_{\text{LSBREF}}$ is supplied to each of the stages 10. While the circuit in Fig. 2 is deemed to be the best mode for implementing a reference voltage generator, it will be understood that other types of reference voltage generating circuits may be employed in place of the circuit of Fig. 2 for producing the required reference voltage. Any suitable reference voltage generating circuit is deemed to be within the spirit and scope of the invention.

Fig. 3 shows a detailed schematic diagram of a first embodiment of one of the first stages 10. A portion of the resistor ladder network 2 is shown, in which the $j$th node having the voltage $V_j$ is between adjacent resistors 8. The node is coupled to a first input of a comparator 22. A second input of the comparator 22 is coupled to receive the input analog voltage $V_{\text{in}}$. The comparator 22 has an output which produces a signal whose value is determined by whether or not $V_{\text{in}}$ exceeds $V_j$. The particular comparator illustrated in Fig. 3 has both high true and low true outputs. However, other types of comparators which may have only one output, may be used in place of the comparator 22 shown. The outputs of the comparator 22 are coupled to inputs of a first latching amplifier 24. In the case of the amplifier shown in Fig. 3, non-inverting and inverting inputs are respectively coupled to the high true and low true outputs of the comparator 22. However, if a comparator having a single output is employed, then a suitable interface to the amplifier 24 may be employed, or a single-input amplifier may be used in place of the amplifier shown as 24. Responsive to input signals received from the comparator 22, the amplifier 24 has a high true output which produces an output signal having a first value when $V_{\text{in}}$ exceed $V_j$, and a second value otherwise, and an inverted output having a second value when $V_{\text{in}}$ exceeds $V_j$, and a first value otherwise.
There is additionally shown a second latching amplifier 26. The latching amplifier 26 has dual inputs. A first input is coupled to an output of the comparator 22. The second input is coupled to receive the reference voltage $V_{\text{LSREF}}$. The latching amplifier 26 produces an output signal which has a first value if $V_{\text{in}}$ exceeds $V_{i}$ by a voltage greater than $V_{\text{LS}}$, and a second value otherwise.

Fig. 3A shows a schematic diagram of a preferred embodiment of one of the second stage 11. A second stage 11 includes a comparator 22A, a differential amplifier 24A, and a logic gate 28A comparable to the devices 22, 24, and 28 in the first stage 10.

As stated above, the present embodiment employs two of the second stages 11, coupled to the first and $(2^n+1)$th nodes, and $2^{n-1}-1$ of the first stages 10 previously described. Alternatively, a conventional circuit not employing any of the first stages 10 would require $2^n$ comparator stages which might be essentially similar to stage 11, each typically including a comparator 22A and an amplifier 24A. Also, a resistor ladder network employing $2^n+1$ resistors to produce $2^n$ nodes is employed, each node being coupled to one of the comparator stages. It will thus be seen that one comparator stage such as that shown in Fig. 3 takes the place of two of the conventional comparator stages. As a consequence, each comparator stage of Fig. 3 saves one comparator compared to a pair of comparator stages in a conventional circuit. $2^{n-1}-1$ comparators altogether are saved. Thus, a system employing a ladder network and stages as shown in Figs. 1 and 3 represents a considerable savings in component count, circuit real estate, and power consumption compared with a conventional circuit.

The comparator stage 10 shown in Fig. 3 still provides outputs which are the equivalent of the two outputs of the two conventional comparator stages which
it replaces. In a conventional circuit, $V_{LSB}$ is the voltage between adjacent nodes of the resistor ladder network. Thus, outputs of the first amplifier 24 of adjacent stages 10 may be thought of as corresponding to outputs of alternating conventional comparator stages, i.e., the second, fourth, sixth, etc., stages. Because the second amplifier 26 at each stage produces an output signal depending on whether $V_{In}$ exceeds $V_j$ by an amount greater than $V_{LSB}$, the output of the second amplifier 26 is equivalent to an output of an amplifier of an intervening conventional stage between two conventional stages corresponding to the first amplifiers 24 of adjacent stages as shown in Fig. 3, i.e., the third, fifth, etc., stages.

The stages may additionally include suitable combinational logic for producing output signals that allow for convenient configuration of the decoding logic for producing a binary number (described below). In the present embodiment, first and second logic gates 28, 30, here shown as NOR gates, may be provided. In the present embodiment, the first NOR gate 28 has three inputs. For the jth stage, the three inputs of the first NOR gate 28 are coupled respectively to the inverting outputs of the first amplifiers 24 of the (j-1)th and jth stages, and to the non-inverting output of the (j+1)th stage. Similarly, the second logic gate 30, also shown as a NOR gate, has four inputs. One of the inputs is coupled to the output of the second amplifier 26. The remaining three inputs are coupled respectively to the outputs of the first amplifiers 24 of the (j-1)th, jth, and (j+1)th stages. As a consequence, logic signals are provided at outputs of the gates 28, 30 which are related to the values of $V_j$ and $V_{in}$ as described above. In the present embodiment, the gates have low true logic outputs.
However, depending on the overall implementation of the circuit, other suitable logic devices, which might have high true outputs, may be used instead. Fig. 4 shows a partial schematic diagram of three adjacent stages 10 as shown in Fig. 3. Fig. 4 is provided primarily to illustrate in more detail the interconnections between the outputs of the amplifiers 24, 26 and the inputs of the logic gates 28, 30 of the various stages. Specifically, the outputs of the amplifiers 24 and the inputs of the gates 28, 30 are coupled as described above.

Fig. 5 shows a second embodiment of the stage 10 comparable to that of Fig. 3. The comparator 22 and the amplifiers 24, 26 are essentially similar to those of Fig. 3. However, the logic devices are implemented in a somewhat different manner. In place of the first logic gate 28, there is provided a first logic gate 32 which is implemented as an OR/NOR gate. This type of device is commonly employed in large scale integrated circuit design. Cell libraries employed for integrated circuit design commonly include logic devices which may have both high true and low true inputs or outputs. In this particular case, the logic gate 32 has both a high true and a low true output. The device 32 has three inputs which are connected in the same manner as the three inputs of the logic gate 28 of Fig. 3.

A second logic gate 34 is additionally provided. The logic gate 34 is shown as a NOR gate having two inputs. A first input is coupled to the output of the second latching amplifier 26, and the second input is coupled to the high true output of the logic gate 32. Logical analysis of the configuration of the gates 32, 34 will show that an output signal from the gate 34 has the same logical characteristics as the output of the logic gate 30 of Fig. 3. The alternative embodiment of Fig. 5
illustrates a somewhat simpler implementation of this logical function which may be employed in large scale integrated circuit design.

Again, when the overall implementation of the circuit is taken into account, other configurations of logic devices may be used in place of the devices 32, 34 to provide suitable logical functionality for decoding the outputs of the latching amplifiers to provide the binary number output from the circuit. Also, either high true or low true logic devices may be used as appropriate.

Fig. 6 is essentially similar to Fig. 4, but shows three adjacent stages of the circuit where the embodiment of Fig. 5 is implemented. Fig. 6 also shows the interconnections between the adjacent stages. For instance, the logic gate 32 of the jth stage has three inputs which are respectively coupled to the outputs of the amplifiers 24 of the (j-1)th, jth, and (j+1)th stages.

Figs. 7-9 show detailed schematic diagrams of preferred embodiments of various devices which have been discussed heretofore. First, Fig. 7 shows a detailed implementation of the comparator 22 of Figs. 2 and 4. Transistors 36, 38 have collectors which are respectively coupled through resistors to an emitter of a transistor 35A configured to act as a diode, having a base and collector coupled to a power supply voltage $V_{CC}$. Emitters of the transistors 36 and 38 are coupled to each other through a current source 35B to a low power supply voltage $V_{EE}$. In Figure 7, the current source 35B is shown as a field effect transistor having a gate coupled to a suitable bias voltage, a drain coupled to other circuit elements (in this case the emitters of the transistors 36, 38), and a source coupled to a low power supply voltage $V_{EE}$. While other current sources elsewhere in the
drawings are shown schematically, it will be understood that they could also be implemented with field effect transistors. Emitter-follower circuits also shown include bipolar transistors 37A and 39A, and current sources 37B, 39B, also shown as field effect transistors. The input voltages $V_{\text{in}}$ and $V_j$ are respectively coupled to the bases of the transistors 37A and 39A. The emitters of the transistors 37A and 39A are respectively coupled to the bases of the transistors 36, 38. A dual output of the circuit is coupled to the collectors of the transistors 36, 38.

Fig. 8 shows a detailed schematic diagram of a latching amplifier circuit which may be employed as either the first amplifier 24 or the second amplifier 26 of Figs. 3 and 5. A first pair of transistors 40, 42 is configured such that collectors of the transistors 40, 42 are coupled through resistors to a power supply voltage. Bases of the transistors 40, 42 are respectively coupled to receive high and low true input voltages. In a preferred implementation of the circuit as a whole, these inputs are coupled to the dual outputs of the circuit of Fig. 7 to implement the comparator 22 and the amplifier 24. Emitters of the transistors 40, 42 are coupled to each other and to a collector of a first latching transistor 44. A second pair of transistors 46, 48 are coupled in a multi-vibrator configuration, i.e., the base of each transistor is coupled to the collector of the other transistor. Additionally, the base of the transistor 46 is coupled to the collector of the transistor 42, and the base of the transistor 48 is coupled to the collector of the transistor 40. The emitters of the transistors 46, 48 are coupled together to a collector of a second latching transistor 50. Low true and high true versions of a latching signal are respectively coupled to bases of the latching transistors.
44, 50. The latching signal may be provided in a suitable manner. For instance, it may be derived from the system clock. Finally, emitters of the latching transistors 44, 50 are coupled together through a current source to a low power supply voltage. As before, the current sources could be implemented as field effect transistors.

While the circuit shown in Fig. 8 is described above as having the bases of the transistors 40, 42 coupled to high true and low true outputs of the comparator 22, it will be understood that this description is applicable to the amplifier 24 as shown in Figs. 3 and 5. The amplifier 26 is substantially similar in configuration, except that the inputs to the transistors 40, 42 are coupled respectively to receive an output of the comparator 22 and the reference voltage $V_{LSBREF}$. In either case, an inverting output of the amplifier is coupled to the collector of the transistor 46.

Again, it will be understood that other implementations of a flash A/D converter according to the invention may employ different logical conventions. In such other cases, non-inverting outputs may be employed instead. Suitable modifications which would be known to one skilled in this art may be made on the basic teaching of Fig. 8 and the above-written description.

Figure 9 shows a detailed circuit diagram implementing a three input NOR gate such as the gate 28 of Fig. 3. The three inputs are coupled to bases of transistors 52, 54, 56. Accordingly, if any of the inputs are high, base drive for the respective transistor will be provided, and current will be drawn from a power supply through a resistor 58 which is coupled to the collectors of each of the transistors. Thus an output of the circuit, which is shown as being coupled to the collectors of the transistors, will go low, thus
providing an inverting output. Suitable additional circuitry, which may include a transistor 60 and a current source 62 coupled as shown, may be employed for drawing off the current flowing through the resistor 58 and the respective transistor or transistors. If all of the inputs are low, none of the transistors 52, 54, 56 will be conducting current. The current for the current source 62 will then be drawn through the transistor 60. It will be understood that suitable modifications to the basic logic circuit shown in Fig. 9 may be made to provide additional inputs, which may be high true or low true, and suitable high true and/or low true outputs to the circuits. Accordingly, this circuit may be modified to produce a logic circuit such as the logic gate 32 of Fig. 5.

Referring to Fig. 3, the comparator 22, the amplifier 24, and the logic gate 28 may together be regarded as means for producing a first output voltage which has a first value when \( V_{in} \) exceeds \( V_j \) and a second value otherwise. Also, the comparator 22, the amplifier 26, and the logic gate 30 may be regarded as means for producing a second output voltage having a first value when \( V_{in} \) exceeds \( V_j \) by at least \( V_{ss} \) and a second value otherwise. Similarly, in Fig. 5, the comparator 22, the amplifier 24, and the logic gate 32 may together be regarded as means for producing a first output voltage as described above. Finally, the shown components of the comparator stage circuit 10 of Fig. 5 in their entirety may be regarded as means for producing a second output voltage as described above.

Returning to Fig. 1, there is additionally shown a combinational logic network 64. The combinational logic network 64 includes \( 2^{n-1} - 1 \) first inputs which are respectively coupled to the first outputs of each of the stages 10 and 2 inputs coupled to the outputs of each of
the stages 11 through lines collectively shown as 63, and an additional \(2^{n-1}-1\) second inputs connected to the second outputs of the stages 10 through lines collectively shown as 65. The network 64 has \(n\) outputs, which are numbered 1 through \(n\) as shown in Fig. 1. Essentially, the combinational logic network 64 produces an \(n\)-bit binary number at the \(n\) outputs based on the signals it receives over the \(2^{n-1}-1\) first outputs and the \(2^{n-1}-1\) second outputs of the stages 10.

The \(n\)-bit binary number is produced according to the following basic principles: the bits 2 through \(n\) of the output are decoded from the information provided from the first outputs of the stages 10. For some threshold value of \(j\), which will be denoted as \(j = \text{max}\), \(V_{\text{max}}\) will be the highest intermediate reference voltage which does not exceed the input voltage \(V_{\text{in}}\). That is,

\[
V_{\text{in}} > V_j \text{ for } 1 \leq j \leq \text{max}, \text{ and}
\]

\[
V_{\text{in}} < V_j \text{ for } \text{max} + 1 \leq j \leq 2^{n-1} + 1.
\]

The higher value of \(V_{\text{in}}\), i.e., the closer \(V_{\text{in}}\) is to \(V_{\text{h}}\), the closer \(\text{max}\) will be to \(2^{n-1}\).

The outputs of amplifier 24 of the first through \(\text{max}\)-th stages are in a first logic state indicating that the voltage \(V_{\text{in}}\) exceeds the reference voltages at the 1st through \(\text{max}\)-th nodes. For each of the remaining stages \(\text{max} + 1\) through \(2^{n-1}\), the reference voltage exceeds \(V_{\text{in}}\), and the outputs of amplifier 24 are in a second logic state. The NOR gates 28 of each stage 10 and stage 11 will decode the series of amplifier 24 outputs such that the first output of the \(j=\text{max}\) stage will be in a first logic stage while all other first outputs will be at a second logic state. Accordingly, the binary output bits 2 through \(n\) are decoded from the number \(\text{max}\), the highest value of \(j\) for which \(V_{\text{in}}\) exceeds \(V_j\).
The least significant bit, i.e., the one bit shown in Fig. 1, is produced from the value of the second output of the stage 10 corresponding to the binary number produced at the outputs 2 through n, i.e., the second output of the max-th stage. Thus it may be said that the second output of the max-th stage is enabled to the least significant output of the logic network 64 by virtue of the fact that the max-th stage (i.e., where j=max) is the highest for which \( V_{in} \) exceeds \( V_j \). As a consequence, the least significant bit of the output binary number is in a first logic state when \( V_{in} \) exceeds \( V_{max} \) by at least \( V_{less} \) and in a second logic state otherwise.

In accordance with these basic principles, the combinational logic network 64 may conveniently be implemented as a programmable logic array (PLA). Here it may be noted that another advantage of a circuit in accordance with the invention over a conventional circuit may be observed. In a conventional circuit employing a programmable logic array, the PLA essentially is a decoder converting \( 2^n \) inputs into \( n \) outputs. As a consequence, a grand total of \( nx2^{n-1} \) devices or logic interconnections must be implemented inside the PLA. Accordingly, the device takes up a considerable amount of circuit real estate and consumes a considerable amount of power. By contrast, a circuit in accordance with the principle described above implements \( 2^{n-2}x(n-1) \) devices or circuit interconnections to decode the first outputs of the stages 10 into the \( (n-1) \) most significant bits of the output binary number.

To enable the least significant bit of the output binary number, one device or circuit interconnection inside the PLA is required for each stage. This is because the value of the signal at the second output of the stage 10 must be enabled from one of the stages through to the binary least significant bit output,
depending on whether the first output of that stage has been decoded as the \((n-1)\) most significant bits of the binary number. Taking into account all of the devices or circuit interconnectors required for the above-described functions, the PLA is reduced in size by a factor of \((n-1)/2n\), i.e., approximately 50 percent compared with a conventional circuit. It will thus be seen that a circuit according to the invention advantageously reduces circuit real estate and power consumption, and provides other advantages over conventional flash A/D converter circuits.

While we have shown and described an embodiment in accordance with the present invention, it is to be understood that the same is not limited thereto but is susceptible to numerous changes and modifications as known to a person skilled in the art, and we therefore do not wish to be limited to the details shown and described herein but intend to cover all such changes and modifications as are obvious to one of ordinary skill in the art.
WHAT IS CLAIMED:

1. A flash analog-to-digital (A/D) converter circuit for producing an n-bit binary number having a value related to an analog input voltage, the circuit comprising:

   a resistor network coupled between high and low reference voltages and having $2^{n-1}+1$ nodes, each node having an intermediate reference voltage between the high and low reference voltages; $2^{n-1}-1$ first comparator stages, each stage having inputs coupled to receive the input voltage and a respective one of the intermediate reference voltages, each stage having a first output whose value depends on whether the input voltage exceeds the respective intermediate reference voltage and a second output whose value depends on whether the input voltage exceeds the respective intermediate reference voltage by more than a least significant bit voltage;

   two second comparator stages, each of the two second comparator stages having inputs coupled to receive the input voltage and a highest one and a lowest one of the intermediate reference voltages, respectively, each of the second comparator stages having an output whose value depends on whether the input voltage exceeds the highest and lowest intermediate reference voltage, respectively;

   a decoder coupled to the first outputs of the comparator stages for determining a highest one of the intermediate references voltages which does not exceed the input voltage and for decoding n-1 most significant bits of the n-bit number based on the determined intermediate reference voltage, and coupled to the second outputs of the comparator stages for decoding a least significant bit of the n-bit number based on the second output of the stage corresponding to the determined intermediate reference voltage.
2. A flash analog-to-digital (A/D) converter circuit according to claim 1, wherein the resistor network includes:

first and second resistors, each having first and second ends, the first ends being coupled to the high and low reference voltages, respectively, the first and second resistors each having a value \( \frac{1}{2} R \), where \( R \) is a predetermined value,

a third resistor having a first end coupled to the second end of the second resistor and having a second end, the third resistor having a value \( R \), and

\( 2^{n-1} \) -1 resistors coupled in series between the second ends of the first and third resistors, each of the \( 2^{n-1} \) -1 resistors having a value \( 2R \).

3. A flash analog-to-digital (A/D) converter circuit according to claim 1, wherein each comparator stage includes a comparator having first and second inputs coupled to receive \( V_{in} \) and \( V_j \), respectively, and an output at which the comparator produces an output voltage having a first value when \( V_{in} > V_j \), and a second value otherwise.

4. A flash analog-to-digital (A/D) converter circuit according to claim 3, wherein each comparator stage further includes a first latching amplifier having a first input coupled to the output of the comparator and has an inverting output and a non-inverting output.

5. A flash analog-to-digital (A/D) converter circuit according to claim 4, wherein each comparator stage further includes a first logic gate having a first input coupled to the inverting output of the first latching amplifier.
6. A flash analog-to-digital (A/D) converter circuit according to claim 5 wherein, for each stage, the first logic gate has an output coupled to the first output of the stage.

7. A flash analog-to-digital (A/D) converter circuit according to claim 5 wherein, for each stage, the first logic gate has second and third inputs respectively coupled to the non-inverting output of the first latching amplifier of the \((j+1)\)th stage and to the inverting output of the first latching amplifier of the \((j-1)\)th stage.

8. A flash analog-to-digital (A/D) converter circuit according to claim 7, wherein each comparator stage further includes a second latching amplifier having a first input coupled to the output of the comparator, an inverting output, and a non-inverting output.

9. A flash analog-to-digital (A/D) converter circuit according to claim 8, further comprising a voltage source which produces a reference voltage \(V_{\text{LSBREF}}\) which represents the first comparator response to a differential input voltage of

\[
V_{\text{LSB}} = \frac{V_H - V_L}{2^n}
\]

and wherein, for each stage, the second latching amplifier has a second input coupled to the voltage source to receive the reference voltage \(V_{\text{LSBREF}}\).

10. A flash analog-to-digital (A/D) converter circuit according to claim 9 wherein, each stage, further includes a second logic gate having a first input coupled to the inverting output of the second latching amplifier.
11. A flash analog-to-digital (A/D) converter circuit according to claim 10 wherein, for each stage, the second logic gate has an output coupled to the second output of the stage.

12. A flash analog-to-digital (A/D) converter circuit according to claim 10 wherein, for each stage, the second logic gate has second, third, and fourth inputs respectively coupled to the inverting outputs of the first latching amplifiers of the (j-1)th and jth stages, and to the non-inverting output of the first latching amplifier of the (j+1)th stage.

13. A flash analog-to-digital (A/D) converter circuit according to claim 10, wherein for each stage, the second logic gate includes a second input coupled to the output of the first logic gate of the jth stage.

14. A flash analog-to-digital (A/D) converter circuit according to claim 1, wherein the decoder includes a programmable logic array (PLA).

15. A flash analog-to-digital (A/D) converter circuit for producing an n-bit binary number having a value related to an analog input voltage, the circuit comprising:

   means for producing $2^{n-1}+1$ intermediate reference voltages whose values range in sequence between high and low reference voltages, wherein a least significant bit voltage corresponds to a change in value of the least significant bit of the n-bit number, and the intermediate reference voltages differ by two least significant bit voltages in sequence;
means for comparing the intermediate reference voltages with the input voltage to produce, for each intermediate reference voltage, (a) a first output whose value depends on whether the input voltage exceeds the intermediate reference voltage, and (b) a second output whose value depends on whether the input voltage exceeds the intermediate reference voltage by more than the least significant bit voltage;

means, coupled to receive the first and second outputs of the means for comparing, for:

determining a highest one of the intermediate reference voltages which does not exceed the input voltage from the values of the first outputs,

decoding n-1 most significant bits of the n-bit number based on the determined intermediate reference voltage, and

decoding a least significant bit of the n-bit number based on the value of the second output which corresponds to the determined intermediate reference voltage.

16. A flash analog-to-digital (A/D) converter circuit according to claim 15, wherein the means for producing \(2^{n-1}+1\) intermediate reference voltages includes a network of resistors coupled in series between the high and low reference voltages.

17. A flash analog-to-digital (A/D) converter circuit according to claim 16, wherein the resistors include:

first and second resistors having first ends coupled respectively to the high and low voltage sources, respectively, and second ends, the first and second resistors each having a value \(R/2\), where \(R\) is a predetermined value,
a third resistor having a first end coupled to the second end of the second resistor and having a second end, the third resistor having a value R, and 2^{n-1}-1 resistors coupled in series between the second ends of the first and third resistors, each of the 2^{n-1}-1 resistors having a value 2R.

18. A flash analog-to-digital (A/D) converter circuit according to claim 15, wherein the means for comparing includes 2^{n-1}-1 first comparator stages, each having first and second outputs, and two second comparator stages, each having a first output.

19. A flash analog-to-digital (A/D) converter circuit according to claim 18, wherein each first and each second comparator stage includes a comparator having first and second inputs coupled to receive V_{in} and V_j, respectively, and an output at which the comparator produces an output voltage having a first value when V_{in} > V_j, and a second value otherwise.

20. A flash analog-to-digital (A/D) converter circuit according to claim 19, wherein each first comparator stage further includes a first latching amplifier having a first input coupled to the output of the comparator and has an inverting output and a non-inverting output.

21. A flash analog-to-digital (A/D) converter circuit according to claim 20, wherein each first and each second comparator stage further includes a first logic gate having a first input coupled to the inverting output of the first latching amplifier.
22. A flash analog-to-digital (A/D) converter circuit according to claim 21, wherein for each first and each second stage, the first logic gate has an output coupled to the first output of the stage.

23. A flash analog-to-digital (A/D) converter circuit according to claim 21, wherein for each first and each second stage, the first logic gate has second and third inputs coupled to the non-inverting output of the first latching amplifiers of the (j+1)th and to the inverting output of the first latching amplifier of the (j-1)th stage.

24. A flash analog-to-digital (A/D) converter circuit according to claim 19, wherein each first comparator stage further includes a second latching amplifier having a first input coupled to the output of the comparator, an inverting output, and a non-inverting output.

25. A flash analog-to-digital (A/D) converter circuit according to claim 24, further comprising a voltage source which produces a reference voltage \( V_{\text{LSBREF}} \) which represents the response of the first comparator to a differential input voltage of

\[
V_{\text{LSB}} = \frac{V_H - V_L}{2^n}
\]

and wherein, for each first stage, the second latching amplifier has a second input coupled to the third voltage source to receive the reference voltage \( V_{\text{LSBREF}} \).

26. A flash analog-to-digital (A/D) converter circuit according to claim 25, wherein each first stage further includes a second logic gate having a first input coupled to the inverting output of the second latching amplifier.
27. A flash analog-to-digital (A/D) converter circuit according to claim 26, for each first stage, the second logic gate has an output coupled to the second output of the first stage.

28. A flash analog-to-digital (A/D) converter circuit according to claim 26 wherein, for each first stage, the second logic gate has second, third, and fourth inputs respectively coupled to the inverting outputs of the first latching amplifiers of the (j-1)th and jth stages, and to the non-inverting output of the first latching amplifier of the (j+1)th stage.

29. A flash analog-to-digital (A/D) converter circuit according to claim 26, wherein for each stage, the second logic gate includes a second input coupled to the output of the first logic gate of the jth stage.

30. A flash analog-to-digital (A/D) converter circuit according to claim 15, wherein the means for decoding includes a programmable logic array (PLA).

31. A flash analog-to-digital (A/D) converter circuit for receiving an analog voltage $V_{in}$ having a value between a high reference voltage $V_h$ and a low reference voltage $V_l$ and for producing an n-bit binary number whose value is related to the value of $V_{in}$, where n is a predetermined number, the circuit comprising:

a resistor network including (a) first and second resistors, each having a value $R/2$, where R is a predetermined value, the first and second resistors each having first and second ends, the first ends being respectively for coupling to first and second voltage sources which produce reference voltages $V_h$ and $V_l$, (b) a third resistor having a first end coupled to the second
end of the second transistor and having a second end, the third resistor having a value R, and (c) $2^{n-1}-1$ resistors, each having a value 2R, which are coupled in series between the second ends of the first and third resistors to form $2^{n-1}+1$ nodes, whereby, for a $j$th one of the nodes has a voltage

$$V_1 = \frac{(1/2)(V_r-V_l)}{2^n} + V_l \text{ for } j=1$$

$$V_2 = \frac{(3/2)(V_r-V_l)}{2^n} + V_l \text{ for } j=2$$

$$V_j = \frac{[2j-5/2]}{2^n}(V_r-V_l) + V_l \text{ for } 3 \leq j \leq 2^{n-1}+1$$

$2^{n-1}-1$ comparator stages wherein, for $2 \leq j \leq 2^{n-1}$, a $j$th one of the stages includes (a) a first input coupled to the $j$th node for receiving the voltage $V_j$, (b) a second input coupled to receive $V_{in}$, (c) first and second outputs, (d) means for producing a first output voltage at the first output, the first output voltage having a first value when $V_{in}$ falls between $V_j$ and $V_{j+1}$ and a second value otherwise, wherein the value of $j$ for which $V_{in}$ falls between $V_j$ and $V_{j+1}$ shall be designated max, so that $V_{in} > V_j$ for $1 \leq j \leq \text{max}$, and $V_{in} < V_j$ for max $+1 \leq j \leq 2^{n-1}+1$, and (e) means for producing a second output voltage at the second output of each of the first stages, the second output voltage of the $\text{max-th}$ one of the first stages having a first value when

$$V_j + (V_r-V_l)/2^n < V_{in} < V_{j+1}$$

and a second value otherwise;

two second comparator stages having (a) a first input coupled to the first and $(2^{n-1}+1)$th nodes, respectively, for receiving the intermediate reference voltages $V_1$ and $V_{(2n-1)+1}$, (b) a second input coupled to receive $V_{in}$, (c) a first output, and (d) means for producing a first output voltage at the first output, the first output voltage having a first value when $V_{in}$ falls between $V_j$ and $V_{j+1}$ and a second value otherwise, wherein
the value of \( j \) for which \( V_{in} \) falls between \( V_j \) and \( V_{j+1} \) shall be designated \( \text{max} \), so that \( V_{in} \geq V_j \) for \( 1 \leq j \leq \text{max} \), and \( V_{in} < V_j \) for \( \text{max} + 1 \leq j \leq 2^{n-1} + 1 \); and

a combinational logic network having \( 2^{n-1} - 1 \) inputs respectively connected to the first outputs of the first stages to receive the first output voltages and 2 inputs connected to the outputs of the two second stages, \( n-1 \) outputs, means for producing at the \( n-1 \) outputs an \( n-1 \) bit binary number having a value related to the voltage \( V_{\text{max}} \), \( 2^{n-1} - 1 \) inputs respectively connected to the second outputs of the stages, a least significant bit output, and means for producing a least significant bit at the least significant bit output, the least significant bit having a first value when the second output voltage of the stage which provided the voltage \( V_{\text{max}} \) has the first value, the least significant bit having a second value otherwise;

whereby the \( n-1 \) bit binary number and the least significant bit together make up the \( n \)-bit binary number whose value is related to the value of \( V_{in} \).

32. A circuit as recited in Claim 31 wherein, for each first and each second stage, the means for producing a first output voltage includes a comparator having first and second inputs coupled to receive \( V_{in} \) and \( V_j \), respectively, and an output at which the comparator produces an output voltage having a first value when \( V_{in} > V_j \), and a second value otherwise.

33. A circuit as recited in Claim 32 wherein, for each first and each second stage, the means for producing a first output voltage further includes a first latching amplifier having an inverting output and a non-inverting output.
34. A circuit as recited in Claim 35 wherein, for each first and each second stage, the first latching amplifier has an input coupled to the output of the comparator and has an output.

35. A circuit as recited in Claim 34 wherein, for each first and each second stage, the means for producing a first output voltage further includes a first logic gate having a first input coupled to the inverting output of the first latching amplifier.

36. A circuit as recited in Claim 35 wherein, for each first and each second stage, the first logic gate has an output coupled to the first output of the stage.

37. A circuit as recited in Claim 35 wherein, for each first and each second stage, the first logic gate has second and third inputs respectively coupled to the non-inverting output of the first latching amplifier of the (j+1)th stage and to the inverting output of the first latching amplifier of the (j-1)th stage.

38. A circuit as recited in Claim 31 wherein, for each first stage, the means for producing a second output voltage includes a second latching amplifier.

39. A circuit as recited in Claim 38 wherein, for each first stage, the second latching amplifier has a first input coupled to the output of the comparator and has an inverting output and a non-inverting output.
40. A circuit as recited in Claim 39 wherein, the circuit further comprises a voltage source which produces a reference voltage $V_{\text{LSBRef}}$ which represents the first comparator response to a differential input voltage of

$$V_{\text{LSB}} = \frac{V_H - V_L}{2^n}$$

and, for each first stage, the second latching amplifier has a second input coupled to the voltage source to receive the reference voltage $V_{\text{LSBRef}}$.

41. A circuit as recited in Claim 39 wherein, for each first stage, the means for producing a second output voltage further includes a second logic gate having a first input coupled to the inverting output of the second latching amplifier.

42. A circuit as recited in Claim 41 wherein, for each first stage, the second logic gate has an output coupled to the second output of the stage.

43. A circuit as recited in Claim 41 wherein, for each first stage, the second logic gate has second, third, and fourth inputs respectively coupled to the inverting outputs of the first latching amplifiers of the $(j-1)$th and $j$th stages, and to the non-inverting output of the first latching amplifier of the $(j+1)$th stage.

44. A circuit as recited in Claim 41 wherein, for each first stage, the second logic gate includes a second input coupled to the output of the first logic gate of the $j$th stage.

45. A circuit as recited in Claim 43 wherein the combinational logic network includes a programmable logic array (PLA).
46. A method for producing an n-bit binary number having a value related to an analog input voltage having a value between a high and a low reference voltage, the method comprising the steps of:

producing $2^{n-1}+1$ analog intermediate reference voltages ranging in value between the high and low reference voltages;

comparing the input voltage with each of the reference voltages to determine a highest one of the intermediate reference voltages which does not exceed the input voltage;

decoding $n-1$ most significant bits of the n-bit number based on the reference voltage determined in the step of comparing with each of the reference voltages;

comparing the input voltage with the determined reference voltage to determine whether the input voltage exceeds the determined reference voltage by more than a least significant bit voltage whose value corresponds to a change of value of the least significant bit of the n-bit number; and

setting the least significant bit of the n-bit number to a 1 if it is determined in the step of comparing that the input voltage exceeds the determined reference voltage by more than the least significant bit voltage and to a 0 otherwise.

47. A method for producing an n-bit binary number according to claim 46, wherein the step of comparing to determine a highest intermediate reference voltage includes, for each intermediate reference voltage:

producing a first signal having a first value if the input voltage exceeds the intermediate reference voltage and a second value otherwise; and

determining the highest intermediate reference voltage for which the step of producing the first signal produced the first signal having the first value.
48. A method for producing an n-bit binary number according to claim 46, wherein the step of comparing to determine whether the input voltage exceeds the determined reference voltage by more than a least significant bit voltage includes:

producing a second signal having a first value if the input voltage exceeds the determined reference voltage by more than a least significant bit voltage and a second value otherwise.

49. A method for producing an n-bit binary number according to claim 48, further comprising the steps of:

setting the least significant bit of the binary number to the value 1 if the second signal has the first value and;

setting the least significant bit of the binary number to the value 0 if the second signal has the second value.
A. CLASSIFICATION OF SUBJECT MATTER
   IPC(S) : H03M 1/36
   US CL : 341/159
   According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED
   Minimum documentation searched (classification system followed by classification symbols)
   U.S. : 341/158, 155, 154

   Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

   Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>US, A, 4,928,103 (LANE) 22 May 1990, See figure 2, column 4, lines 44-48.</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>US, A, 3,877,025 (MAIO) 08 April 1975, See figure 4.</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>US, A, 4,600,916 (MASUDA ET AL.) 15 July 1986, See column 3, lines 37-39.</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>US, A, 4,965,579 (LIU ET AL.) 23 October 1990, See column 3, lines 45-52.</td>
<td>1</td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:
  "A" document defining the general state of the art which is not considered to be part of particular relevance
  "E" earlier document published on or after the international filing date
  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
  "O" document referring to an oral disclosure, use, exhibition or other means
  "P" document published prior to the international filing date but later than the priority date claimed

Date of the actual completion of the international search: 08 JULY 1992
Date of mailing of the international search report: 03 AUG 1992

Name and mailing address of the ISA/Commissioner of Patents and Trademarks:
Box PCT
Washington, D.C. 20231

Authorized officer: HOWARD E. WILLIAMS
Telephone No. (703) 308-1679

Facsimile No. NOT APPLICABLE

Form PCT/ISA/210 (second sheet) (July 1992)