

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
23 February 2012 (23.02.2012)

(10) International Publication Number  
**WO 2012/024371 A2**

(51) International Patent Classification:  
**H03M 1/12 (2006.01) H03M 1/66 (2006.01)**

(71) Applicant (for JP only): **TEXAS INSTRUMENTS JAPAN LIMITED** [JP/JP]; 24-1, Nishi-Shinjuku 6-chome, Shinjuku-ku Tokyo, 160-8366 (JP).

(21) International Application Number:

PCT/US2011/048037

(72) Inventors; and

(22) International Filing Date:  
17 August 2011 (17.08.2011)

(75) Inventors/Applicants (for US only): **PAYNE, Robert, F.** [US/US]; 1700 Briardale Drive, Lucas, TX 75002 (US). **CORSI, Marco** [GB/US]; 4304 Boulder Drive, Parker, TX 75002 (US).

(25) Filing Language: English

(74) Agents: **FRANZ, Warren, L.** et al.; Texas Instruments Incorporated, Deputy General Patent Counsel, P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).

(26) Publication Language: English

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU,

(30) Priority Data:

12/857,674 17 August 2010 (17.08.2010) US


(63) Related by continuation (CON) or continuation-in-part (CIP) to earlier application:

US 12/857,674 (CON)  
Filed on 17 August 2010 (17.08.2010)

(71) Applicant (for all designated States except US): **TEXAS INSTRUMENTS INCORPORATED** [US/US]; P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).

*[Continued on next page]*

(54) Title: TRACK AND HOLD ARCHITECTURE WITH TUNABLE BANDWIDTH



(57) Abstract: An analog-to-digital converter (ADC) 400 converts analog input signal  $X(t)$  to a digital signal  $Y[n]$ . To do this, divider 402 divides a clock signal CLK (with a frequency of  $F_s$  or period of  $T_s$ ) into  $M$  clock signals (each with a frequency of  $F_s/M$ ) that are staggered by delay circuits 418-1 to 418-M and provided to ADCs 410-1 to 410-M. This allows each of ADCs 410-1 to 410-M to convert the analog signal  $X(t)$  to digital signals  $X_1(k)$  to  $X_M(k)$ . The gain and DC offset adjustments are applied to digital signals  $X_1(k)$  to  $X_M(k)$  by correction circuits 416-1 to 416-M to generate digital signals  $Y[1]$  to  $Y[M]$ , which can then be multiplexed by multiplexer 408 to generate the digital signal  $Y[N]$ .



SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) **Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Declarations under Rule 4.17:**

- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*
- *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))*

**Published:**

- *without international search report and to be republished upon receipt of that report (Rule 48.2(g))*

5

## TRACK AND HOLD ARCHITECTURE WITH TUNABLE BANDWIDTH

[0001] This relates generally to analog-to-digital converters (ADCs) and, more particularly, to time-interleaved (TI) ADCs.

## BACKGROUND

[0002] FIG. 1 shows a conventional analog-to-digital converter (ADC) 100. ADC 100 generally comprises a track-and-hold (T/H) circuit 102 and a sub-ADC 104 implemented so that, in operation, the ADC 100 can sample an analog input signal  $X(t)$  at a plurality of sampling instants and convert the sampled signal into a digital signal  $Y[n]$ . As is shown in FIG. 1, the T/H circuit 104 generally comprises switches and capacitors. The switch has a non-zero resistance, which causes the T/H circuit 102 to function as a filter (typically a single pole low pass filter).

[0003] Turning to FIG. 2, a model 200 of the ADC 100 is shown. In model 200, the filter aspects of the ADC 100 are represented by filter 202, while the remainder of the functionality of the ADC 100 is represented by ideal ADC 204. Filter 202 has a transfer function in the time-domain of  $h_a(t)$ , which can, in turn, be represented in the frequency-domain as:

$$(1) \quad H_a(\omega) = \frac{g_a e^{i\omega\Delta t}}{1 + i\left(\frac{\omega}{\omega_a}\right)},$$

20 where  $g_a$  is the gain of ADC 100,  $\Delta t_a$  is the time delay relative to a reference, and  $\omega_a$  is the cutoff frequency (bandwidth). This model 200 can be useful when determining mismatches for ADCs from, for example, Texas Instruments (TI).

[0004] In FIG. 3A, an example of a TI ADC 300 can be seen. TI ADC 300 generally comprises ADCs 100-1 to 100-M (where each of ADCs 100-1 to 100-M generally has the same structure as ADC 100 from FIG. 1) that are clocked by divider 302 so that the outputs from ADCs 100-1 to 100-M can be multiplexed by multiplexer 304 to produce digital signal  $Y[n]$ . Yet, when building TI ADC 300, ADCs 100-1 to 100-M are not identical to each other; there are slight structural and operational variations. These slight variations result in direct current (DC)

offset mismatches, timing skew, gain mismatches, and bandwidth mismatches between ADCs 100-1 to 100-M.

**[0005]** Of the different types of mismatches listed, the performance impact, as the result of bandwidth mismatches, are the weakest, and, to date, have largely been ignored, but, in order to build a high accuracy (generally greater than 6 bits), high speed (generally greater than 1 GS/s) TI ADCs, bandwidth mismatches between interleaved ADC branches need to be corrected.

Looking to TI ADC 300, the output spectrum when the input signal is a tone with frequency  $\omega_*$  can be represented as follows:

$$(2) \quad Y(e^{i\omega}) = \sum_{k=0}^{M-1} \left( \frac{1}{M} \sum_{a=0}^{M-1} H_a(\omega_*) e^{-i \frac{2\pi k}{M} a} \right) \delta\left(\omega - \omega_* - \frac{2\pi k}{M}\right).$$

10 Assuming a 2-way TI ADC (M=2), which generally represents the upper-bound or worst-case for bandwidth mismatch, equation (2) can be reduced to:

$$(3) \quad Y(e^{i\omega}) = \left( \frac{H_0(\omega_0) + H_1(\omega_0)}{2} \right) X(e^{i\omega}) + \left( \frac{H_0(\omega_0) - H_1(\omega_0)}{2} \right) X(e^{i(\omega-\pi)})$$

with a Spurious-Free Dynamic Range (SFDR) of

$$(4) \quad SFDR = 20 \log_{10} \left( \frac{H_0(\omega_0) + H_1(\omega_0)}{H_0(\omega_0) - H_1(\omega_0)} \right)$$

15 The SFDR for an M-way interleaved TI ADC, therefore, can then be determined to be:

$$(5) \quad SFDR = \max_k \left( 20 \log_{10} \left( \frac{A[0]}{A[k]} \right) \right)$$

where

$$(6) \quad A[k] = \sum_{a=0}^{M-1} H_a(\omega_0) e^{-i \frac{2\pi k}{M} a}$$

Now, equation (1) can be applied to TI ADC 300 for the purposes of simulation so

$$20 \quad (7) \quad H_a(\omega_0) = \frac{1}{1 + i\tau_a \omega_0}, \text{ for } T_s > \tau_a = \frac{1}{\omega_a},$$

where  $T_s$  is the period of clock signal CLK. Such a simulation yields that variations in bandwidth mismatches are dependent on gain mismatches and timing skews and that (with high

accuracy, high speed TI ADCs) bandwidth mismatch can significantly affect performance. An example of a simulation of the effect bandwidth mismatch can be seen in FIG. 3B for different gain and skew compensations. Thus, to achieve the desired SFDR (i.e., greater than 70dB) for a TI ADC, the bandwidths of ADCs within the TI ADC should be matched to be within 0.1% to 5 0.25%.

**[0006]** To date, however, no estimation algorithm or circuit exists to blindly determine bandwidth mismatches. The two known most relevant conventional circuits are described in the following: Satarzadeh et al., “Bandwidth Mismatch Correction for a Two-Channel Time-Interleaved A/D Converter,” Proceedings of 2007 IEEE International Symposium on Circuits and Systems, 2007; and Tsai et al., “Bandwidth Mismatch and Its Correction in Time-Interleaved Analog-to-Digital Converters,” IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 53, No. 10, pp. 1133-1137, Oct. 23, 2006. Neither of these circuits adequately addresses blind bandwidth mismatch estimation.

**[0007]** Assuming, however, that one is able to adequately perform blind bandwidth mismatch estimation, adjustment of bandwidths of the T/H circuits (like T/H circuit 102) in TI ADC 300 can be difficult due at least in part to the precision of the bandwidth matching. A switched capacitor arrangement included within the T/H circuit 102 would be undesirable because it would be difficult to implement, and capacitive tuning (such as with a varactor and a tuning voltage) would also be undesirable because of signal dependencies. Thus, there is a need 15 for a bandwidth adjustment circuit that can be adjusted from a blind bandwidth mismatch estimation.

**[0008]** Some other conventional circuits are described in U.S. Patent Nos. 5,500,612, 6,232,804 and 6,255,865; U.S. Patent Publ. Nos. 2004/0070439, 2004/0239545 and 25 2009/0009219; and in the publication Abo et al. “A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter,” IEEE J. of Solid State Circuits, Vol. 34, No. 5, pp. 599-606, May 1999.

## SUMMARY

**[0009]** An example embodiment provides an apparatus that comprises a clock divider that receives a clock signal; a plurality analog-to-digital converter (ADC) branches that each 30 receive an analog input signal, wherein each ADC branch includes: a delay circuit that is coupled to the clock divider; an ADC having: a bootstrap circuit that is coupled to the delay circuit; a

5 sampling switch that is coupled to the bootstrap circuit; and a controller that is coupled to the bootstrap circuit to provide a control voltage to the bootstrap circuit so as to control a gate voltage of the sampling switch to adjust the impedance of the sampling switch when the sampling switch is actuated; a sampling capacitor that is coupled to the sampling switch; and a correction circuit that is coupled to the ADC; and a mismatch estimation circuit that is coupled to each delay circuit, each correction circuit, and each controller, wherein the mismatch estimation circuit provides a control signal to each controller to adjust for relative bandwidth mismatches between the ADC branches.

10 [0010] In accordance with an example embodiment, the apparatus further comprises a multiplexer that is coupled to each ADC branch.

[0011] In accordance with an example embodiment, the correction circuit adjusts the output of its ADC to correct for DC offset and gain mismatch.

15 [0012] In accordance with an example embodiment, the bootstrap circuit further comprises: a boost capacitor that is charged during a hold phase of the ADC; a transistor having first passive electrode, a second passive electrode, and a control electrode, wherein the first passive electrode of the transistor is coupled to the boost capacitor, and wherein the second passive electrode of the transistor is coupled to the sampling switch; a pass gate circuit that is coupled to the delay circuit, that is coupled to the control electrode of the transistor, and that receives the control voltage; and a skew circuit that is coupled to sampling switch and that is controlled by the control voltage.

20 [0013] In accordance with an example embodiment, the transistor further comprises a first transistor, and wherein the pass gate circuit further comprises: a second transistor having a first passive electrode, a second passive electrode, and a control electrode, wherein the first passive electrode of the second transistor is coupled to the controller so as to receive the control voltage, and wherein the control electrode of the second transistor is coupled to the delay circuit, and wherein the second passive electrode of the second transistor is coupled to the control electrode of the first transistor; a third transistor having a first passive electrode, a second passive electrode, and a control electrode, wherein the first passive electrode of the third transistor is coupled to the second passive electrode of second transistor, and wherein the control electrode of the third transistor is coupled to the delay circuit; and a fourth transistor having a first passive electrode, a second passive electrode, and a control electrode, wherein the first passive electrode

of the fourth transistor is coupled to the control electrode of the first transistor, and wherein the control electrode of the fourth transistor is coupled to the sampling switch, and wherein the second passive electrode of the fourth transistor is coupled to the second passive electrode of the third transistor.

5 [0014] In accordance with an example embodiment, the skew circuit further comprises a fifth transistor having a first passive electrode, a second passive electrode, and a control electrode, wherein the first passive electrode of the fifth transistor is coupled to the sampling switch, and wherein the control electrode of the fifth transistor is coupled to the controller so as to receive the control voltage.

10 [0015] In accordance with an example embodiment, the controller is a digital-to-analog converter (DAC).

[0016] In accordance with an example embodiment, the controller is a charge pump.

15 [0017] In accordance with an example embodiment, an apparatus comprises a clock divider that receives a clock signal; a plurality ADC branches that each receive an analog input signal, wherein each ADC branch includes: a delay circuit that is coupled to the clock divider; an ADC having: a bootstrap circuit that is coupled to the delay circuit; a sampling switch that is coupled to the bootstrap circuit; a controller that is coupled to the bootstrap circuit to provide a control voltage to the bootstrap circuit so as to control a gate voltage of the sampling switch to adjust the impedance of the sampling switch when the sampling switch is actuated; a sampling capacitor that is coupled to the sampling switch; an output circuit that is coupled to the sampling capacitor; and a sub-ADC that is coupled to the output circuit; and an correction circuit that is coupled to the ADC; a mismatch estimation circuit that is coupled to each delay circuit, each correction circuit, and each controller, wherein the mismatch estimation circuit provides a control signal to each controller to adjust for relative bandwidth mismatches between the ADC branches; and a multiplexer that is coupled to each ADC branch.

20 [0018] In accordance with an example embodiment, an apparatus is provided that comprises a clock divider that receives a clock signal; a plurality ADC branches that each receive an analog input signal, wherein each ADC branch includes: a delay circuit that is coupled to the clock divider; an ADC having: a bootstrap circuit that is coupled to the delay circuit; a PMOS transistor that is coupled to the bootstrap circuit; a controller that is coupled to the bootstrap circuit to provide a control voltage to the bootstrap circuit so as to control a gate

voltage of the sampling switch to adjust the impedance of the sampling switch when the sampling switch is actuated; a sampling capacitor that is coupled to the PMOS transistor at its drain; an output circuit that is coupled to the sampling capacitor; and a sub-ADC that is coupled to the output circuit; and an correction circuit that is coupled to the ADC, wherein the correction 5 circuit adjusts the output of its ADC to correct for DC offset and gain mismatch; a mismatch estimation circuit that is coupled to each delay circuit, each correction circuit, and each controller, wherein the mismatch estimation circuit provides a control signal to each controller to adjust for relative bandwidth mismatches between the ADC branches; and a multiplexer that is coupled to each ADC branch.

10 [0019] In accordance with an example embodiment, the PMOS transistor further comprises a first PMOS transistor, and wherein the bootstrap circuit further comprises: a boost capacitor that is charged during a hold phase of the ADC; a second PMOS transistor that is coupled to the boost capacitor at its source and the gate of the first PMOS switch at its drain; a pass gate circuit that is coupled to the delay circuit, that is coupled to the gate of the second 15 PMOS transistor, and that receives the control voltage; and a skew circuit that is coupled to sampling switch and that is controlled by the control voltage.

[0020] In accordance with an example embodiment, the pass gate circuit further comprises: a third PMOS transistor that is coupled to the controller at its source, the delay circuit at its gate, and the gate of the second PMOS transistor at its drain; a first NMOS transistor that is coupled to the drain of the third PMOS transistor at its drain and the delay circuit at its gate; and a second NMOS transistor that is coupled to the drain of the third PMOS transistor at its drain, the source of the first NMOS transistor at its source, and the gate of the first PMOS transistor at its gate.

25 [0021] In accordance with an example embodiment, the skew circuit further comprises a third NMOS transistor that is coupled to the gate of the first PMOS transistor at its drain and the controller at its gate.

[0022] In accordance with an example embodiment, the controller is a DAC or a charge pump.

#### BRIEF DESCRIPTION OF THE DRAWINGS

30 [0023] Example embodiments are described with reference to accompanying drawings, wherein:

FIG. 1 is a circuit diagram of a conventional ADC;

FIG. 2 is a block diagram of a model of the ADC of FIG. 1;

FIG. 3A is a circuit diagram of a convention TI ADC using the ADC of FIG. 1;

FIG. 3B is an example of a simulation showing the effect of bandwidth mismatch on the  
5 Spurious-Free Dynamic Range (SFDR) of a TI ADC;

FIG. 4 is a circuit diagram of a TI ADC in accordance with an example embodiment of  
the invention;

FIG. 5 is a circuit diagram of the T/H circuit of FIG. 4;

FIG. 6 is a circuit diagram of the bootstrap circuit of 5; and

10 FIG. 7 is a graph depicting the bandwidth for the T/H circuit of FIG. 5 versus “on”  
resistance of the sampling switch of the T/H circuit of FIG. 5.

#### DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

**[0024]** In FIG. 4, the reference numeral 400 generally designates a TI ADC in accordance with an example embodiment of the invention. ADC 400 generally comprises ADC branches 402-1 to 402-M, divider 404, multiplexer or mux 408, and a mismatch estimation circuit 410. Each ADC branch 402-1 to 402-M also generally comprises (respectively) ADC 410-1 to 410-M, correction circuit 416-1 to 416-M, and adjustable delay element or circuit 418-1 to 418-M. Additionally, each ADC 410-1 to 410-M generally comprises (respectively) a T/H circuit 410-1 to 410-M and a sub-ADC 414-1 to 414-M.

**[0025]** In operation, TI ADC 400 converts analog input signal X(t) to a digital signal Y[n]. To accomplish this, divider 402 divides a clock signal CLK (with a frequency of F<sub>S</sub> or period of T<sub>S</sub>) into M clock signals (each with a frequency of F<sub>S</sub>/M) that are staggered by delay circuits 418-1 to 418-M and provided to ADCs 410-1 to 410-M. This allows each of ADCs 410-1 to 410-M to convert the analog signal X(t) to digital signals X<sub>1</sub>(k) to X<sub>M</sub>(k). The gain and DC offset adjustments are applied to digital signals X<sub>1</sub>(k) to X<sub>M</sub>(k) by correction circuits 416-1 to 416-M to generate digital signals Y[1] to Y[M], which can then be multiplexed by mux 408 to generate a digital signal Y[N].

**[0026]** To generally ensure that signals Y[0] to Y[M-1] are matched, mismatch estimation circuit 410 calculates and compensates for gain mismatches, DC offset mismatches, 30 timing skews, and bandwidth mismatches. The mismatch estimation circuit 410 is generally a digital signals processor (DSP) or dedicated hardware, which determines the gain mismatches,

DC offset mismatches, timing skews, and bandwidth mismatches and which can provide adjustments for gain, DC offset, timing skew, and bandwidth to correction circuits 416-1 to 416-M and T/H circuits 412-1 to 412-M. A more complete explanation of the mismatch estimation circuit 410 can be found in co-pending U.S. Patent Application Serial No. 12/572,717, which is 5 entitled “BANDWIDTH MISMATCH ESTIMATION IN TIME-INTERLEAVED ANALOG-TO-DIGITAL CONVERTERS,” and which is incorporated by reference for all purposes.

[0027] Turning now to FIG. 5, T/H circuits 412-1 to 412-M (hereinafter referred to as 10 412 for the sake of simplicity) can be seen in greater detail. T/H circuit 412 generally comprises a bootstrap circuit 502, a controller 504, a sampling switch S1 (which is typically an NMOS transistor or NMOS switch), a sampling capacitor CSAMPLE, and an output circuit 506. In operation, the bootstrap circuit 502 controls the actuation and de-actuation of the sampling switch S1 based at least in part on a clock signal CLKIN (which is received from a respective delay circuit 418-1 to 418-M) and a control voltage VCNTL from controller 504. Generally, the 15 mismatch estimation circuit 406 provides a control signal to the controller 504 (which may be a digital-to-analog converter (DAC) or charge pump) to generate the control voltage VCNTL. The control voltage VCNTL, through the bootstrap circuit 502, is able to control the gate voltage of the sampling switch S1 to adjust the impedance or “on” resistance of the sampling switch S1 when the sampling switch S1 is actuated.

[0028] Looking to FIG. 6, the bootstrap circuit 502 can be seen in greater detail. When 20 the clock signal CLKIN is logic low (such as during a hold phase), inverter 508 turns transistor Q1 (which is typically an NMOS transistor) “on,” while pass gate circuit (which generally comprises transistors Q2, Q3, and Q5) maintains transistor Q4 (which is generally a PMOS transistor) in an “off” state. Assuming that signal CLKZ is logic high so that transistors Q8 and Q9 (which are typically NMOS transistors) are in an “on” state and during this logic low period 25 of clock signal CLKIN, supply voltage VDD charges the boost capacitor CBOOST. When clock signal CLKIN transitions to logic high, pass gate circuit turns transistor Q4 “on,” while transistors Q1 is turned “off.” At this point, a voltage is applied to the gate of sampling switch S1 to turn it “on.” This gate voltage for sampling switch S1 is generated at least in part from the discharge of capacitor CBOOST, the input signal IN (which is applied through transistor Q6), 30 and the control voltage VCNTL (which is applied through the pass gate circuit and the skew circuit (which generally comprises transistors Q7 and Q8)). Generally, this control voltage

VCNTL is applied to the source of transistor Q2 (which is generally a PMOS transistor) and the gate of transistor Q7 (which is generally an NMOS transistor) so as to adjust the gate voltage of sample switch S1. Thus, the gate voltage of the sampling switch S1 can be easily controlled by varying control voltage VCNTL. Additionally, because the sampling switch S1 is generally a 5 NMOS switch operating in a linear region, variation of this gate voltage varies the “on” resistance of the sampling switch S1, which adjusts the filter characteristics (and bandwidth) of the filter created by the sampling switch S1, resistor R1, and sampling capacitor CSAMPLE.

10 [0029] To illustrate the operation to bootstrap circuit 502 and sampling switch S1, a graph depicting bandwidth of T/H circuit 412 versus “on” resistance for the sampling switch S1 can be seen in FIG. 7. As can be seen, the bandwidth for T/H circuit 502 varies between about 2.956GHz at for a VCNTL DAC code of zero to about 3.051GHz for a VCNTL DAC code of 1023Ω. Thus, the bandwidths for multiple T/H circuits 412 (such as 412-1 to 412-M) with nominal bandwidths of 3GHz can be adjusted to match one another to between about 0.25% and about 0.1%.

15 [0030] Those skilled in the art to which the invention relates will appreciate that modifications can be made to the described example embodiments and that other embodiments are possible within the scope of the claimed invention.

## CLAIMS

What is claimed is:

1. An apparatus comprising:

5 a clock divider that receives a clock signal;

a plurality of analog-to-digital converter (ADC) branches that each receives an analog input signal; wherein each ADC branch includes:

a delay circuit that is coupled to the clock divider;

an ADC having:

10 a bootstrap circuit that is coupled to the delay circuit;

a sampling switch that is coupled to the bootstrap circuit; and

a controller that is coupled to the bootstrap circuit to provide a control voltage to the bootstrap circuit so as to control a gate voltage of the sampling switch to adjust the impedance of the sampling switch when the sampling switch is actuated; and

15 a sampling capacitor that is coupled to the sampling switch; and

a correction circuit that is coupled to the ADC; and

a mismatch estimation circuit that is coupled to each delay circuit, each correction circuit and each controller; wherein the mismatch estimation circuit provides a control signal to each controller to adjust for relative bandwidth mismatches between the ADC branches.

20

2. The apparatus of Claim 1, wherein the apparatus further comprises a multiplexer that is coupled to each ADC branch.

25 3. The apparatus of Claim 2, wherein the correction circuit adjusts the output of its ADC to correct for DC offset and gain mismatch.

4. The apparatus of Claim 2, wherein the bootstrap circuit further comprises:

a boost capacitor that is charged during a hold phase of the ADC;

30 a transistor having a first passive electrode, a second passive electrode, and a control electrode; wherein the first passive electrode is coupled to the boost capacitor, and the second passive electrode is coupled to the sampling switch;

a pass gate circuit that is coupled to the delay circuit, that is coupled to the control electrode of the transistor, and that receives the control voltage; and

a skew circuit that is coupled to the sampling switch and that is controlled by the control voltage.

5

5. The apparatus of Claim 4, wherein the transistor further comprises a first transistor, and wherein the pass gate circuit further comprises:

a second transistor having a first passive electrode, a second passive electrode, and a control electrode; wherein the first passive electrode of the second transistor is coupled to the controller so as to receive the control voltage, the control electrode of the second transistor is coupled to the delay circuit, and the second passive electrode of the second transistor is coupled to the control electrode of the first transistor;

a third transistor having a first passive electrode, a second passive electrode, and a control electrode; wherein the first passive electrode of the third transistor is coupled to the second passive electrode of second transistor, and the control electrode of the third transistor is coupled to the delay circuit; and

a fourth transistor having a first passive electrode, a second passive electrode, and a control electrode; wherein the first passive electrode of the fourth transistor is coupled to the control electrode of the first transistor, the control electrode of the fourth transistor is coupled to the sampling switch, and the second passive electrode of the fourth transistor is coupled to the second passive electrode of the third transistor.

6. The apparatus of Claim 5, wherein the skew circuit further comprises a fifth transistor having a first passive electrode, a second passive electrode, and a control electrode; wherein the first passive electrode of the fifth transistor is coupled to the sampling switch, and the control electrode of the fifth transistor is coupled to the controller so as to receive the control voltage.

7. The apparatus of Claim 6, wherein the controller is a digital-to-analog converter (DAC).

8. The apparatus of Claim 6, wherein the controller is a charge pump.

9. An apparatus of Claim 1, wherein the apparatus further includes a multiplexer that is coupled to each ADC branch; and each ADC further includes a sub-ADC that is coupled to the  
5 output circuit.

10. The apparatus of claim 1, further comprising a multiplexer that is coupled to each ADC branch; and wherein the sampling switch includes a PMOS transistor coupled to the bootstrap circuit, the sampling capacitor is coupled to the drain of the PMOS transistor, the ADC includes an output circuit coupled to the sampling capacitor and includes a sub-ADC coupled to the output circuit; and the correction circuit adjusts the output of its ADC to correct for DC offset  
10 and gain mismatch.




FIG. 1  
(PRIOR ART)




FIG. 2  
(PRIOR ART)





FIG. 3A  
(PRIOR ART)

2/6

FIG. 3B



3/6





FIG. 4

4/6

FIG. 5






FIG. 6

FIG. 7

