



(51) International Patent Classification:

H01L 23/15 (2006.01) *H05K 1/03* (2006.01)
H01L 23/498 (2006.01) *H05K 3/46* (2006.01)

(21) International Application Number:

PCT/US2012/038765

(22) International Filing Date:

21 May 2012 (21.05.2012)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

61/492,024 1 June 2011 (01.06.2011) US

(71) Applicants (for all designated States except US): **E. I. DU PONT DE NEMOURS AND COMPANY** [US/US]; 1007 Market Street, Wilmington, Delaware 19899 (US). **GORDON, Scott E** [US/US]; 124 Barnes Spring Court, Cary, North Carolina 27519 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **HUGHES, Elizabeth D** [US/US]; 10321 Ray Road, Raleigh, North Carolina 27613 (US). **MALERBI, Joao Carlos** [US/US]; 763 Liberty Drive, Westfield, Indiana 46074 (US). **NAIR, Deepukumar M.** [US/US]; 348 Longchamp Lane, Cary, North Carolina 27519 (US). **NAIR, Kumaran Manikantan** [US/US]; 2 Famers Lane, Head of the Harbor, New York 11780 (US). **PARISI, James M.** [US/US]; 3183 Range Road, Stem, North Carolina 27581 (US). **SMITH, Michael Arnett** [US/US]; 1032 Stonewyck Lane, Wake Forest, North Carolina 27587 (US). **SOUDERS, Ken E.**

[US/US]; 2303 Colony Woods Drive, Apex, North Carolina 27523 (US).

(74) Agent: **HAAS, Charles W.**; E. I. du Pont de Nemours and Company, Legal Patent Records Center, 4417 Lancaster Pike, Wilmington, DE 19805 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: LOW TEMPERATURE CO-FIRED CERAMIC STRUCTURE FOR HIGH FREQUENCY APPLICATIONS AND PROCESS FOR MAKING SAME




FIG. 1

(57) Abstract: Disclosed herein is a multilayer low temperature co-fired ceramic (LTCC) structure comprising a multilayer low temperature co-fired ceramic comprising glass-ceramic dielectric layers with screen printed thick film inner conductors on portions of the layers and with thin film outer conductors deposited on the upper and lower outer surfaces of the LTCC. At least a portion of the thin film outer conductors is patterned in the form of lines and the spacings between the lines are less than 50 m. Also disclosed is a process for making the LTCC structure.



TITLE

LOW TEMPERATURE CO-FIRED CERAMIC STRUCTURE FOR HIGH
FREQUENCY APPLICATIONS AND PROCESS FOR MAKING SAME

5

FIELD OF THE INVENTION

This invention is directed to a low temperature co-fired ceramic (LTCC) structure comprising both thick film and thin film conductors and a process for making the structure.

10

TECHNICAL BACKGROUND OF THE INVENTION

Low temperature co-fired ceramic (LTCC) structures are well-known and provide a potential for high density, high reliability, high performance and low cost interconnect packages. The LTCC structure is comprised of low loss, co-fireable glass-ceramic dielectric tape and compatible co-fireable thick film conductive compositions that are typically screen printed directly onto the individual green sheet layers. Embedded devices such as resistors, capacitors and inductors may be applied to the individual green sheets. Vias are formed in each layer and filled to provide electrical connections between the individual layers and the layers and the outer surfaces of the LTCC. The individual layers are laminated and then fired to produce a LTCC. Thick film conductive compositions can be screen printed onto the outer surfaces of the co-fired LTCC and then fired. Multilayer LTCC processing, including thick film compositions printing on Green tapes, lamination methods and high temperature firing processes are further described in US Patent 7,687,417 and US Patent 7,611,645.

A representative cross-section of a LTCC structure with thick film conductive compositions screen printed onto the outer surfaces is shown in Figure 1. The LTCC structure 10 contains glass-ceramic dielectric layers 11 and screen printed thick film inner conductors 12. Thick film via interconnects 13 provide electrical connections between the inner conductors 12 and thick film via interconnects 14 provide electrical connections between the inner conductors 12 and the thick film outer

conductor 15 on the upper surface 16 of the LTCC and the thick film outer conductor 17 on the lower surface 18 of the LTCC.

The screen printed thick film outer conductors have the
5 disadvantage of limited spatial resolution.

There is a need for outer conductors with narrow conductor line widths and close spacing between conductor lines for use in microwave and millimeter wave frequency applications.

10 SUMMARY OF THE INVENTION

The present invention relates to a multilayer low temperature co-fired ceramic structure comprising:

- 15 a) a multilayer low temperature co-fired ceramic comprising glass-ceramic dielectric layers with screen printed thick film inner conductors on portions of the layers and with screen printed thick film via interconnects between the inner conductors and from the inner conductors to the upper and lower outer surfaces of the low temperature co-fired ceramic, wherein the upper and lower outer surfaces of the low
20 temperature co-fired ceramic have been polished subsequent to firing; and
- b) thin film outer conductors deposited on the polished upper and lower outer surfaces of the low temperature co-fired ceramic, wherein the thin film outer conductors are patterned
25 such that at least a portion of the thin film outer conductors is in the form of lines and wherein the spacings between the lines are less than 50 μm ;

the thick film inner conductors and the thick film via interconnects between the inner conductors, the thin film outer conductors, and the thick film via
30 interconnects from the inner conductors to the upper and lower outer surfaces all comprising precious metals selected independently from a group consisting of gold, silver, platinum, palladium, mixtures thereof and alloys thereof and wherein the thick film via interconnects from the inner

conductors to the upper and lower outer surfaces provide electrical connections to the thin film outer conductors.

5 The present invention also relates to a multilayer low temperature co-fired ceramic structure comprising:

- 10 a) a multilayer low temperature co-fired ceramic comprising glass-ceramic dielectric layers with screen printed thick film inner conductors on portions of the layers and with screen printed thick film via interconnects between the inner conductors and from the inner conductors to one outer surface of the low temperature co-fired ceramic, wherein said one outer surface of the low temperature co-fired ceramic has been polished subsequent to firing; and
- 15 b) a thin film outer conductor deposited on said one polished outer surface of the low temperature co-fired ceramic, wherein the thin film outer conductor is patterned such that at least a portion of the thin film outer conductor is in the form of lines and wherein the spacings between the lines are less than 50 μm ;
- 20 the thick film inner conductors and the thick film via interconnects between the inner conductors, the thin film outer conductor, and the thick film via interconnects from the inner conductors to said one outer surface all comprising precious metals independently selected from a group consisting of gold, silver, platinum, palladium, mixtures thereof and alloys
- 25 thereof and wherein the thick film via interconnects from the inner conductors to said one outer surface provides electrical connections to the thin film outer conductor.

Also provided is a process for producing a multilayer low temperature co-fired ceramic structure, the process comprising:

- 30 a) providing a multilayer low temperature co-fired ceramic comprising glass-ceramic dielectric layers with screen printed thick film inner conductors on portions of the layers and with screen printed thick film via interconnects between

- the inner conductors and from the inner conductors to the upper and lower outer surfaces of the low temperature co-fired ceramic;
- 5 b) polishing the upper and lower outer surfaces; and
- c) vacuum depositing thin film outer conductors on the polished upper and lower outer surfaces of the low temperature co-fired ceramic; and
- d) patterning the thin film outer conductors such that at least a
- 10 portion of the thin film outer conductors is in the form of lines, wherein the spacings between the lines are less than 50 μm ;
- the thick film inner conductors and the thick film via interconnects between the inner conductors, the thin film outer conductors, and the thick film via interconnects from the inner conductors to the upper and lower outer
- 15 surfaces all comprising precious metals selected independently from a group consisting of gold, silver, platinum, palladium, mixtures thereof and alloys thereof and wherein the thick film via interconnects from the inner conductors to the upper and lower surfaces provide electrical connections to the thin film outer conductors.
- 20 Further provided is a process for producing a multilayer low temperature co-fired ceramic structure, the process comprising:
- a) providing a multilayer low temperature co-fired ceramic comprising glass-ceramic dielectric layers with screen printed thick film inner conductors on portions of the layers
- 25 and with screen printed thick film via interconnects between the inner conductors and from the inner conductors to said one outer surface of the low temperature co-fired ceramic;
- b) polishing said one outer surface;
- c) vacuum depositing a thin film outer conductor on said one
- 30 polished outer surface of the low temperature co-fired ceramic; and

- d) patterning the thin film outer conductor such that at least a portion of the thin film outer conductor is in the form of lines, wherein the spacings between the lines are less than 50 μm ;
- 5 the thick film inner conductors and the thick film via interconnects between the inner conductors, the thin film outer conductor, and the thick film via interconnects from the inner conductors to said one outer surface all comprising precious metals independently selected from a group consisting of gold, silver, platinum, palladium, mixtures thereof and alloys
- 10 thereof and wherein the thick film via interconnects from the inner conductors to said one outer surface provides electrical connections to the thin film outer conductor.

BRIEF DESCRIPTION OF THE FIGURES

15 Figure 1 is a representative cross-section of a LTCC structure with thick film conductor screen printed onto the inner and outer surfaces.

Figure 2 is a representative cross-section of a LTCC structure of the invention with a thin film conductor deposited onto the outer surfaces and thick film conductor screen printed onto the inner surfaces.

20 .Figure 3 is a schematic diagram of the coplanar waveguide that was fabricated in Example 1.

Figure 4 shows the return loss for the coplanar waveguide (CPW) thin film/thick film LTCC structure of Example 1 and for the comparison thin film CPW.

25 Figure 5 shows the insertion loss for the CPW thin film/thick film LTCC structure of Example 1 and for the comparison thin film CPW.

DETAILED DESCRIPTION OF THE INVENTION

One embodiment of the instant multilayer low temperature co-fired ceramic structure with thin film conductors deposited on the polished

30 surfaces of the LTCC is shown in Figure 2. This thin film/thick film LTCC structure 20 is comprised of a multilayer low temperature co-fired ceramic comprising glass-ceramic dielectric layers 21 with screen printed thick film

inner conductors 22 on portions of the layers 21 and thin film outer conductors 25 and 27 deposited on the polished upper 26 and lower 28 outer surfaces, respectively, of the LTCC. Screen printed thick film via interconnects 23 between the inner conductors 22 provide electrical connections between the inner conductors 22. Screen printed thick film via interconnects 24 from the inner conductors 22 to the upper 26 and lower 28 outer surfaces of the LTCC provide electrical connections between the inner conductors 22 and the thin film outer conductors 25 and 27. It is understood that the location of the portions of the layers 21 containing screen printed thick film inner conductors 22, the locations of the thin film outer conductors 25 and 27, and the locations of the vias 23 and 24 are all in accordance with the requirements of the particular circuit design. The thin film outer conductors 25 and 27 are patterned such that at least a portion of the thin film outer conductors 25 and 27 is in the form of lines. The spacings between the lines are less than 50 μm .

The thick film inner conductors 22 and the thick film via interconnects 23, the thin film outer conductors 25 and 27, and the thick film via interconnects 24 to the upper and lower surfaces are all comprised of precious metals selected independently from a group consisting of gold, silver, platinum, palladium, mixtures thereof and alloys thereof. Therefore these various conductors can be comprised of different precious metals or the same precious metal. In an embodiment, the thick film inner conductors 22 and the thick film via interconnects 23 are silver, the thin film outer conductors 25 and 27 are gold, and the thick film via interconnects 24 to the upper and lower surfaces are a mixture of silver and gold. In one such embodiment, these interconnects can be 20-100 wt% gold and 0-80 wt% silver. In still another embodiment, the thick film inner conductors 22 and the thick film via interconnects 23, the thin film outer conductors 25 and 27, and the thick film via interconnects 24 to the upper and lower surfaces are all gold.

Gold outer conductors have considerable advantages over silver outer conductors. For example, if the outer conductor is an antenna that

needs to be directly exposed to the environment for proper functioning, the gold is corrosion resistant while the silver will corrode and lose its effectiveness. In addition soldering and wire-bonding are more readily
5 accomplished with gold.

The process for preparing the instant multilayer low temperature co-fired ceramic structure shown in Figure 2 begins by providing a multilayer LTCC comprising glass-ceramic dielectric layers 21 with screen printed thick film inner conductors 22 on portions of the layers 21 and screen
10 printed thick film via interconnects 23 between the inner conductors 22 and screen printed thick film via interconnects 24 from the inner conductors 22 to the upper 26 and lower 28 outer surfaces of the LTCC. The upper 26 and lower 28 outer surfaces of the LTCC are then polished to provide sufficiently smooth surfaces to enable vacuum deposition of the
15 thin film outer conductors 25 and 27 on the upper 26 and lower 28 outer surfaces, respectively, of the LTCC.

In another embodiment of the instant multilayer low temperature co-fired ceramic structure there are thin film outer conductors on only one outer surface of the LTCC. For such an embodiment, only one outer
20 surface of the LTCC needs to be polished and screen printed thick film via interconnects from the inner conductors are only needed to that one outer surface of the LTCC.

The LTCC is fired before depositing the thin film outer conductors.

Surfaces of fired LTCC substrates show non-uniform smoothness with varying surface roughness. Polishing is used as a technique to get a
25 more uniform surface smoothness to deposit the thin film conductor composition. Rough LTCC surface morphology will not result in uniform thin film conductor lines after deposition.

The thin film outer conductor patterns can be formed on the polished surfaces by any of the standard thin film processes. One such
30 technique employs a blanket coating of thin film metal on the substrate using vacuum deposition. Once this step is completed the conductor can be patterned using chemical etching alone or in combination with laser

ablation. LTCC material systems described here are compatible to laser processing without causing any damage to the circuits.

There are various compositions available for use as the glass-ceramic dielectric layers of the LTCC. Preferred is DuPont™
5 GreenTape™ 9K7 (Available from DuPont Company, Wilmington, DE). It polishes easily and provides good adhesion to thin film metallization.

The thick film inner conductors, i.e., the conductors screen printed on portions of the various individual layers, and the screen printed via
10 interconnects between the inner conductors can be screen printed using conventional thick film screen printers. The conductor pastes used for the inner conductors can be formulated to be compatible with the shrinkage of the GreenTape™. The via interconnect paste is specially formulated to fill the vias hole and to be shrinkage matched to the GreenTape™. Typically
15 these pastes are compositions comprising precious metal powders, inorganic bonding agents, sintering aids and sintering inhibitors, if needed in well dispersed organic medium. Typical conductors used are commercially available DuPont LTCC conductor systems (Product data sheets available from DuPont Company, Wilmington, DE) which includes
20 LL601, silver via-fill conductor; LL612, silver signal line conductor; LL601, silver ground plane conductor; LL500 gold via-fill conductor; LL507, gold signal line conductor; LL505, gold ground plane conductor and transition via-fill silver-gold conductor described in US Patent Application 12/981196.

The thin film outer conductors are deposited onto the polished outer
25 surfaces of the LTCCs. In one embodiment these conductors are vacuum deposited. The use of thin film outer conductors enables the production of lines with spacings between the lines of less than 50 μm . In some embodiments, the spacings between the lines are less than 10 μm and can be as low as 1-2 μm .

30

EXAMPLES

Example 1

To demonstrate a typical application of the instant invention with a
5 thin film conductor deposited onto an outer surface of a LTCC, a coplanar
waveguide (CPW) interconnect transmission line was fabricated and
tested on a 9K7 LTCC material system.

Four dielectric layers were used for the test circuit. Screen printed
thick film gold metallization (LL 505, gold paste, available from DuPont
10 Co., Wilmington, DE) was used to form the thick film inner conductors of
the circuit. Screen printed via interconnects (LL500, gold via fill paste,
available from DuPont Co., Wilmington, DE) were formed to connect the
inner conductors to one another and to connect the inner conductors to
the thin film conductor to be deposited on the upper outer surface of the
15 LTCC. The LTCC substrate with the thick film inner conductors and via
interconnects was fired under a suitable temperature profile to form a
monolithic ceramic circuit. The fired LTCC substrate was subjected to
lapping of the top and bottom surfaces followed by a polishing step.
These steps are necessary to obtain the level of smoothness required for
20 vacuum deposition of the thin gold film which is used for the outer
conductor. The lapping was done with a mechanical grinder with a mineral
oil medium. The polishing step made use of diamond tools to obtain a
very smooth surface on the fired LTCC.

Surface roughness of LTCC polished and unpolished fired
25 substrates was measured using a Tencor AS-500 stylus surface profiler.
Ten random 20 mm scans were performed for each substrate. The data
points in Table I are the average of the absolute values of the deviations
from the mean over the length of each 20 mm scan. The average for the
ten scans and the standard deviation (St Dev) are shown. All values are
30 in nm.

Table I

	Polished 9K7	Unpolished 9K7
	73.6	494.9
	75.7	468.7
	75.3	464.4
	70.1	520.3
	72.5	500.8
	82.8	535.6
	82.1	494.8
	70.7	466.4
	85.4	524.4
	77.2	485.7
Average	76.5	495.6
St Dev	5.3	25.2

5 A 50 Ohm thin film co-planar waveguide transmission line of the form shown in Figure 3 was then prepared by chemical etching of a vacuum deposited blanket metal stack of titanium-tungsten-gold on the polished LTCC substrate 30. The screen printed via interconnects 31 are shown connected to the thin film gold groundplanes 32. The signal conductor 33 is shown between the groundplanes. This is a thin film/thick film LTCC structure of the invention.

10 A typical thin film CPW with the same design shown in Figure 3 was prepared by chemical etching of a vacuum deposited blanket metal stack of titanium-tungsten-gold to compare its performance with the thin film/thick film LTCC structure of the invention. The two CPW interconnect transmission lines were characterized for transmission performance by measuring its scattering parameters (S-parameters) using a Vector Network Analyzer (VNA) in the frequency range of 10 MHz to 65 GHz. The results of S parameter testing for both type of circuits are shown in Figures 20 4 and 5

Figure 4 shows the return loss for the CPW thin film/thick film LTCC structure of the invention 1 and for the comparison thin film CPW 2. The return loss measurements shows nearly 5 to 10 dB improvement in performance of the thin film/thick film CPW compared to that of the thin film CPW of the same design.

Figure 5 shows the insertion loss for the CPW thin film/thick film LTCC structure of the invention 1 and for the comparison thin film CPW 2. The insertion loss measurements indicates a significantly better performance for the thin film/thick film CPW compared to the thin film CPW of the same design. The improvement in insertion loss gets significantly better at frequencies above 35 GHz and the trend in the data indicates this continues beyond the upper limit of the test frequency, i.e., 65 GHz .

10

Example 2

A thin film conductor deposited onto an outer surface of a LTCC could be demonstrated using mixed gold-silver conductors rather than the all gold conductors of Example 1. In this case, a silver thick film conductor (LL602, silver paste, available from DuPont Co., Wilmington, DE) can be used as in place of the gold thick film internal conductors of Example 1. A silver thick film via fill (LL601, silver paste, available from DuPont Co., Wilmington, DE) can be used for vertical interconnections between the inner silver conductors. A silver-gold thick film metallization ((LL701, silver-gold paste, available from DuPont Co., Wilmington, DE) can be used to provide reliable, void free connections between the inner silver conductors and the outer gold thin film conductor.

20

CLAIMS**What is claimed is:**

- 5 1. A multilayer low temperature co-fired ceramic structure comprising:
- a) a multilayer low temperature co-fired ceramic comprising
 glass-ceramic dielectric layers with screen printed thick film
 inner conductors on portions of said layers and with screen
10 printed thick film via interconnects between said inner
 conductors and from said inner conductors to the upper and
 lower outer surfaces of said low temperature co-fired
 ceramic, wherein the upper and lower outer surfaces of said
 low temperature co-fired ceramic have been polished
 subsequent to firing; and
- 15 b) thin film outer conductors deposited on said polished upper
 and lower outer surfaces of said low temperature co-fired
 ceramic, wherein said thin film outer conductors are
 patterned such that at least a portion of said thin film outer
 conductors is in the form of lines and wherein the spacings
20 between said lines are less than 50 μm ;
- said thick film inner conductors and said thick film via interconnects
 between said inner conductors, said thin film outer conductors, and
 said thick film via interconnects from said inner conductors to said
 upper and lower outer surfaces all comprising precious metals
25 independently selected from a group consisting of gold, silver,
 platinum, palladium, mixtures thereof and alloys thereof and wherein
 said thick film via interconnects from said inner conductors to said
 upper and lower outer surfaces provide electrical connections to said
 thin film outer conductors.
- 30 2. The multilayer low temperature co-fired ceramic structure of claim 1,
 wherein said spacings between said lines are less than 10 μm .

3. The multilayer low temperature co-fired ceramic structure of claim 1,
wherein said thick film inner conductors and said thick film via
interconnects between said inner conductors are silver, wherein said
thin film outer conductors are gold, and wherein said thick film via
interconnects from said inner conductors to said upper and lower
surfaces are a mixture of silver and gold.
4. The multilayer low temperature co-fired ceramic structure of claim 1,
wherein said thick film inner conductors and said thick film via
interconnects between said inner conductors, said thin film outer
conductors, and said thick film via interconnects from said inner
conductors to said upper and lower surfaces are all gold.
5. A multilayer low temperature co-fired ceramic structure comprising:
a) a multilayer low temperature co-fired ceramic comprising
glass-ceramic dielectric layers with screen printed thick film
inner conductors on portions of said layers and with screen
printed thick film via interconnects between said inner
conductors and from said inner conductors to one outer
surface of said low temperature co-fired ceramic, wherein
said one outer surface of said low temperature co-fired
ceramic has been polished subsequent to firing; and
b) a thin film outer conductor deposited on said polished one
outer surface of said low temperature co-fired ceramic,
wherein said thin film outer conductor is patterned such that
at least a portion of said thin film outer conductor is in the
form of lines and wherein the spacings between said lines
are less than 50 μm ;
- said thick film inner conductors and said thick film via interconnects
between said inner conductors, said thin film outer conductor, and said
thick film via interconnects from said inner conductors to said one outer

surface all comprising precious metals independently selected from a group consisting of gold, silver, platinum, palladium, mixtures thereof and alloys thereof and wherein said thick film via interconnects from
5 said inner conductors to said one outer surface provides electrical connections to said thin film outer conductor.

6. The multilayer low temperature co-fired ceramic structure of claim 5,
wherein said spacings between said lines are less than 10 μm .

10

7. The multilayer low temperature co-fired ceramic structure of claim 5,
wherein said thick film inner conductors and said thick film via
interconnects between said inner conductors are silver, wherein said
thin film outer conductor is gold, and wherein said thick film via
15 interconnects from said inner conductors to said one outer surface are
a mixture of silver and gold.

8. The multilayer low temperature co-fired ceramic structure of claim 5,
wherein said thick film inner conductors and said thick film via
20 interconnects between said inner conductors, said thin film outer
conductors, and said thick film via interconnects from said inner
conductors to said one outer surface are all gold.

9. A process for producing a multilayer low temperature co-fired ceramic
25 structure, said process comprising:

- a) providing a multilayer low temperature co-fired ceramic
comprising glass-ceramic dielectric layers with screen
printed thick film inner conductors on portions of said layers
and with screen printed thick film via interconnects between
30 said inner conductors and from said inner conductors to the
upper and lower outer surfaces of said low temperature co-
fired ceramic;
- b) polishing said upper and lower outer surfaces;

- c) vacuum depositing thin film outer conductors on said polished upper and lower outer surfaces of said low temperature co-fired ceramic; and
- 5 d) patterning said thin film outer conductors such that at least a portion of said thin film outer conductors is in the form of lines, wherein the spacings between said lines are less than 50 μm ;
- 10 said thick film inner conductors and said thick film via interconnects between said inner conductors, said thin film outer conductors, and said thick film via interconnects from said inner conductors to said upper and lower outer surfaces all comprising precious metals independently selected from a group consisting of gold, silver, platinum, palladium, mixtures thereof and alloys thereof and wherein
- 15 said thick film via interconnects from said inner conductors to said upper and lower outer surfaces provide electrical connections to said thin film outer conductors.
10. The process of claim 9, wherein said spacings between said lines are
- 20 less than 10 μm .
11. The process of claim 9, wherein said thick film inner conductors and said thick film via interconnects between said inner conductors are silver, wherein said thin film outer conductors are gold, and wherein
- 25 said thick film via interconnects from said inner conductors to said upper and lower surfaces are a mixture of silver and gold.
12. The process of claim 13, wherein said thick film inner conductors and said thick film via interconnects between said inner conductors, said
- 30 thin film outer conductors, and said thick film via interconnects from said inner conductors to said upper and lower surfaces are all gold

13. A process for producing a multilayer low temperature co-fired ceramic structure, said process comprising:
- 5 a) providing a multilayer low temperature co-fired ceramic comprising glass-ceramic dielectric layers with screen printed thick film inner conductors on portions of said layers and with screen printed thick film via interconnects between said inner conductors and from said inner conductors to one outer surface of said low temperature co-fired ceramic;
 - 10 b) polishing said one outer surface;
 - c) vacuum depositing a thin film outer conductor on said one polished outer surface of said low temperature co-fired ceramic; and
 - 15 d) patterning said thin film outer conductor such that at least a portion of said thin film outer conductor is in the form of lines, wherein the spacings between said lines are less than 50 μm ;
- said thick film inner conductors and said thick film via interconnects between said inner conductors, said thin film outer conductor, and said
- 20 thick film via interconnects from said inner conductors to said one outer surface all comprising precious metals independently selected from a group consisting of gold, silver, platinum, palladium, mixtures thereof and alloys thereof and wherein said thick film via interconnects from said inner conductors to said one outer surface provides electrical
- 25 connections to said thin film outer conductor.
14. The process of claim 13, wherein said spacings between said lines are less than 10 μm .
- 30 15. The process of claim 13, wherein said thick film inner conductors and said thick film via interconnects between said inner conductors are silver, wherein said thin film outer conductor is gold, and wherein said

thick film via interconnects from said inner conductors to said one outer surface are a mixture of silver and gold.

- 5 16. The process of claim 13, wherein said thick film inner conductors and said thick film via interconnects between said inner conductors, said thin film outer conductors, and said thick film via interconnects from said inner conductors to said one outer surface are all gold.

10

1/3




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2012/038765

A. CLASSIFICATION OF SUBJECT MATTER INV. H01L23/15 H01L23/498 H05K1/03 H05K3/46 ADD.		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) H01L H05K		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) EPO-Internal		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	EP 0 587 382 A2 (SHINKO ELECTRIC IND CO [JP]) 16 March 1994 (1994-03-16) figures 1a-1d; examples 1,2 -----	1-16
Y	EP 0 073 149 A2 (SPERRY CORP [US]) 2 March 1983 (1983-03-02) page 5 -----	1-16
A	EP 0 016 306 A1 (IBM [US]) 1 October 1980 (1980-10-01) page 13 -----	1-16
A	US 2004/016570 A1 (YAMAMOTO REO [JP] ET AL) 29 January 2004 (2004-01-29) the whole document ----- -/-	1-16
☒ Further documents are listed in the continuation of Box C. ☒ See patent family annex.		
* Special categories of cited documents : "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search 16 July 2012		Date of mailing of the international search report 20/07/2012
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016		Authorized officer Kästner, Martin

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2012/038765

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2003/110629 A1 (HORNG GWO-JI [TW] ET AL) 19 June 2003 (2003-06-19) the whole document	1-16

A	US 4 721 831 A (VORA HARSHADRAI [US]) 26 January 1988 (1988-01-26) the whole document	1-16

A	"Ceramic circuit board having thin film conductor patterns - is ceramic matrix having sides of specified surface roughness perforated with metal connecting conductors", DERWENT, 7 April 1989 (1989-04-07), XP002398016, the whole document	1-16
A	& JP 2 267989 A (NGK INSULATORS LTD) 1 November 1990 (1990-11-01) abstract	1-16

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2012/038765

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0587382	A2	16-03-1994	CA 2105448 A1 06-03-1994 DE 69317342 D1 16-04-1998 DE 69317342 T2 09-07-1998 EP 0587382 A2 16-03-1994 HK 1007386 A1 09-04-1999 US 5464950 A 07-11-1995
EP 0073149	A2	02-03-1983	DE 3277758 D1 07-01-1988 EP 0073149 A2 02-03-1983 JP 2020848 Y2 06-06-1990 JP 58053161 U 11-04-1983 US 4446477 A 01-05-1984
EP 0016306	A1	01-10-1980	CA 1123116 A1 04-05-1982 DE 3068834 D1 13-09-1984 EP 0016306 A1 01-10-1980 IT 1148807 B 03-12-1986 JP 1156362 C 15-07-1983 JP 55128856 A 06-10-1980 JP 57046664 B 05-10-1982 US 4221047 A 09-09-1980
US 2004016570	A1	29-01-2004	CN 1476632 A 18-02-2004 EP 1435658 A1 07-07-2004 JP 4030285 B2 09-01-2008 JP 2003124397 A 25-04-2003 US 2004016570 A1 29-01-2004 WO 03034488 A1 24-04-2003
US 2003110629	A1	19-06-2003	US 2003110629 A1 19-06-2003 US 2004045656 A1 11-03-2004
US 4721831	A	26-01-1988	NONE