#### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

## (19) World Intellectual Property Organization

International Bureau





(10) International Publication Number WO 2013/064865 A1

- (43) International Publication Date 10 May 2013 (10.05.2013)
- (51) International Patent Classification: G05D 23/19 (2006.01)
   (21) International Application Number:

PCT/IB2011/054917

(22) International Filing Date:

4 November 2011 (04.11.2011)

(25) Filing Language:

English

(26) Publication Language:

English

- (71) Applicant (for all designated States except US): FREES-CALE SEMICONDUCTOR, INC. [US/US]; 6501 William Cannon Drive West, Austin, Texas 78735 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): PRIEL, Michael [IL/IL]; 18 Hanotea Str app #4, 42300 Netanya (IL). DRUKER, Roy [IL/IL]; Damari 8, 75317 Rishon Le Zion (IL). KUZMIN, Dan [IL/IL]; 18/32 Rahavat Ilan, 54056 Givat Shmuel (IL).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Published:

with international search report (Art. 21(3))

(54) Title: METHOD OF CONTROLLING A THERMAL BUDGET OF AN INTEGRATED CIRCUIT DEVICE, AN INTEGRATED CIRCUIT, A THERMAL CONTROL MODULE AND AN ELECTRONIC DEVICE THEREFOR




FIG. 4

(57) Abstract: A method of controlling a thermal budget of an integrated circuit device is described. The method comprises obtaining a first junction temperature measurement value  $T_1$  for the integrated circuit device at a first time instant  $t_1$ , and a further junction temperature measurement value  $T_2$  for the integrated circuit device at a further time instant  $t_2$ . The method further comprises calculating a prospective junction temperature value  $T_P$  for the integrated circuit device at a future time instant  $t_p$  based at least partly on the first and further junction temperature measurement values  $T_1$  and  $T_2$ ; and configuring an operating condition of the integrated circuit device based at least partly on the calculated prospective junction temperature value  $T_P$ .



Title: METHOD OF CONTROLLING A THERMAL BUDGET OF AN INTEGRATED CIRCUIT DEVICE, AN INTEGRATED CIRCUIT, A THERMAL CONTROL MODULE AND AN ELECTRONIC DEVICE THEREFOR.

#### 5 Description

10

15

20

25

30

35

#### Field of the invention

The field of this invention relates to a method of controlling a thermal budget for an integrated circuit device, an integrated circuit device, a thermal control module and an electronic device therefor.

#### Background of the invention

Integrated circuit devices, and in particular integrated circuit devices (IC's) intended for use within mobile products, such as mobile communication devices and the like, are typically designed for high performance and functionality. However, such integrated circuit devices are often limited by a thermal budget with strong dependence on the actual product within which they are used and on ambient temperature. This makes thermal budget control of ICs of critical importance in order to achieve maximum effective performance of the integrated circuit device. For clarity, the term 'thermal budget' used herein refers to an amount of thermal energy transferred to the die of the integrated circuit device.

Conventional thermal budget control systems comprise temperature sensors in conjunction with hardware and/or software algorithms for changing device operation in reaction to measured temperatures. Typically, such control systems utilise frequency scaling and/or power gating to control the device operation, and thus to control the thermal budget for the device.

However, there are several problems with such a reactive technique for controlling the thermal budget of an integrated circuit device. Firstly, such reactive techniques do not take into account specific temperatures, but typically involve a general reaction to a measured temperature exceeding a predefined threshold value. However, often under such circumstances the thermal budget is only exceeded by a relatively small amount, and the excessive response typically employed by conventional reactive systems is often unnecessarily aggressive. Secondly, the frequency scaling and/or power gating that is implemented within such conventional reactive systems typically comprises a coarse granularity between configurations. Accordingly, such conventional reactive systems have a significant impact on performance, due to the large 'step-size' between frequency scaling and/or power gating configurations. Thirdly, non-stable oscillations between frequency scaling and/or power gating configurations can occur around a desired or threshold temperature.

PCT/IB2011/054917

### Summary of the invention

5

10

15

20

25

30

35

40

The present invention provides a method of controlling a thermal budget for an integrated circuit device, an integrated circuit device, a thermal control module, an electronic device and a non-transitory computer program product therefor as described in the accompanying claims.

Specific embodiments of the invention are set forth in the dependent claims.

These and other aspects of the invention will be apparent from and elucidated with reference to the embodiments described hereinafter.

#### Brief description of the drawings

Further details, aspects and embodiments of the invention will be described, by way of example only, with reference to the drawings. In the drawings, like reference numbers are used to identify like or functionally similar elements. Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale.

- FIG. 1 illustrates a simplified block diagram of an example of a part of a wireless communication unit.
- FIG. 2 illustrates a simplified block diagram of an example of part of an integrated circuit device.
  - FIG. 3 illustrates a graph of junction temperature over time for an integrated circuit device.
- FIG. 4 illustrates a simplified flowchart of an example of a method of controlling a thermal budget of an integrated circuit device.

#### Detailed description

The present invention will now be described with reference to an integrated circuit device for use in a wireless communication unit, and a method of controlling a thermal budget therefor. However, it will be appreciated that the present invention is not limited solely to wireless communication applications, but may be equally applied to any integrated circuit device application for which thermal budget control is required, or at least desired.

Referring first to FIG. 1, there is illustrated a simplified block diagram of an example of a part of a wireless communication unit 100. The wireless communication unit 100 is a mobile telephone handset comprising an antenna 102. As such, the wireless communication unit 100 contains a variety of well known radio frequency components or circuits 106, operably coupled to the antenna 102 that will not be described further herein. The wireless communication unit 100 further comprises signal processing logic 108. An output from the signal processing logic 108 is provided to a suitable user interface (UI) 110 comprising, for example, a display, keypad, microphone, speaker, etc.

For completeness, the signal processing logic 108 is coupled to a memory element 116 that stores operating regimes, such as decoding/encoding functions and the like and may be realised in a variety of technologies such as random access memory (RAM) (volatile), (non-volatile) read only memory (ROM), Flash memory or any combination of these or other memory technologies. A timer 118 is typically coupled to the signal processing logic 108 to control the timing of operations within the wireless communication unit 100.

Electronic devices such as the wireless communication unit 100 of FIG. 1 typically comprise a number of integrated circuit devices. For example, the wireless communication unit 100 of FIG. 1 may comprise one or more integrated circuit devices for implementing the radio frequency components or circuits 106; and one or more integrated circuit devices for implementing the signal processing logic 108; etc. Integrated circuit devices, and in particular integrated circuit devices intended for use within mobile products, such as mobile communication units and the like, are typically designed for high performance and functionality. In order to achieve increased, or indeed, maximum effective performance of the integrated circuit device, good thermal budget control is required for each integrated circuit device.

Referring now to FIG. 2, there is illustrated a simplified block diagram of an example of part of an integrated circuit device 200, such as may be implemented within the wireless communication unit 100 of FIG. 1. The integrated circuit device comprises a thermal control module 210 arranged to control a thermal budget of the integrated circuit device. In particular, and in accordance with some example embodiments of the present invention, the thermal control module 210 may be adapted to perform a method of controlling a thermal budget of the integrated circuit device 200 (as illustrated with the flowchart of FIG. 4). The method comprises: obtaining a first junction temperature measurement value for the integrated circuit device 200 at a first time instant; obtaining at least one further junction temperature measurement value for the integrated circuit device 200 at an at least one further time instant, calculating a prospective junction temperature value for the integrated circuit device 200 at a future time instant based at least partly on the first and at least one further junction temperature measurement values; and configuring at least one operating condition of the integrated circuit device 200 based at least partly on the calculated prospective junction temperature value.

In this manner, the thermal control module 210 is able to proactively configure the at least one operating condition of the integrated circuit device 200 in order to control the thermal budget therefor, based on the calculated junction temperature  $T_p$ . As such, improved control of the thermal budget of the integrated circuit device 200 may be achieved as compared with, say, conventional <u>reactive</u> techniques that are only arranged to configure operating conditions of an integrated circuit device once a measured junction temperature has already exceeded a threshold value.

For example, the inventors have recognised that the temperature of integrated circuit device components is predictable within a stable state system having a relatively constant power consumption. For example, the junction temperature of an integrated circuit device component may be approximately defined using the equation:

T=A\*Ln(t)+B [Equation 1]

5

10

15

20

25

30

35

where T is the junction temperature for the integrated circuit device component, t = time, and A and B are constants that depend on system type and operating conditions.

FIG. 3 illustrates a graph 300 of junction temperature over time comprising a first plot 310 representing Equation 1 above where:

$$y = 5.7947ln(x) + 24.016$$

5

10

15

20

25

30

35

40

[Equation 2]

The graph 300 further comprises a second plot 320 of a measured junction temperature profile within an integrated circuit device over time. As illustrated by the two plots 310, 320, Equation 1 above provides an accurate definition of the junction temperature of an integrated circuit device, and for the case illustrated in FIG. 3, the correlation between the logarithmic equation (Equation 2) and the temperature profile is better than 99% aligned.

Thus, and as illustrated in FIG. 3, by taking a first junction temperature measurement  $T_1$  330 for the integrated circuit device 200 at a first time instant  $t_1$  335, and at least one further junction temperature measurement, such as the second junction temperature measurement  $T_2$  340 for the integrated circuit device 200 at a further time instant  $t_2$  345, it is possible to determine the values of the constants A and B in Equation 1 for a current (stable) operating state of the integrated circuit device 200, and thereby to calculate a junction temperature  $T_p$  350 of a future time instant  $t_p$  255, under the current operating state of the integrated circuit device 200.

Accordingly, the thermal control module 210 of FIG. 2 may be arranged to obtain a first junction temperature measurement value  $T_1$  330 for the integrated circuit device 200 at a first time instant  $t_1$  335, obtain at least one further junction temperature measurement value  $T_2$  340 for the integrated circuit device 200 at an at least one further time instant  $t_2$  345, calculate a prospective junction temperature value  $T_P$  350 for the integrated circuit device 200 at a future time instant  $t_p$  355 based at least partly on the first and at least one further junction temperature measurement values  $T_1$  330 and  $T_2$  340, and configure at least one operating condition of the integrated circuit device 200 based at least partly on the calculated prospective junction temperature value  $T_P$  350.

In the illustrated example, the thermal control module 210 comprising an input 215 connectable to one or more temperature sensors 220 from which the thermal control module 210 is arranged to receive junction temperature measurement values. The thermal control module 210 is further operably coupled to a timer 230 from which the thermal control module 210 is arranged to receive timing information in order to determine the various time instants  $t_1$  335,  $t_2$  345 and  $t_p$  355.

For some examples, the thermal control module 210 may be arranged to perform a steady state calculation (e.g. within a stable state system having constant power consumption) for the prospective junction temperature value  $T_P$  350, for example based on Equation 1 above. Furthermore, the first time instant  $t_1$  335 and the at least one further time instant  $t_2$  345 may be spaced a constant, pre-defined interval ( $t_2-t_1$ ) 360 apart, and the thermal control module 210 may be further arranged to calculate the prospective junction temperature value  $T_P$  350 for the

integrated circuit device 200 at a future time instant  $t_p$  355 where an interval between the at least one further time instant  $t_2$  345 and the future time instant  $t_p$  355 ( $t_p - t_2$ ) 365 is substantially equal to the (pre-defined) interval ( $t_2 - t_1$ ) 360.

5

10

15

20

25

30

35

Having calculated the prospective junction temperature value  $T_P$  350, the thermal control module 210 may be arranged to compare the prospective junction temperature value  $T_P$  355 with one or more threshold temperature values  $T_T$ , and if the prospective junction temperature value  $T_P$  355 exceeds one or more of the threshold temperature values  $T_T$ , the thermal control module 210 may be arranged to configure at least one operating condition for the integrated circuit device 200 to reduce the thermal budget therefor. For example, a maximum operating temperature value for the integrated circuit device 200 may be set as the threshold temperature value  $T_T$ . In this manner, if the prospective junction temperature value  $T_P$  350 exceeds this threshold temperature value  $T_T$ , the thermal control module 210 may proactively configure one or more operating conditions for the integrated circuit device 200 to reduce the thermal budget for the integrated circuit device 200, in order to avoid the junction temperature therefor exceeding the maximum operating temperature.

In the illustrated example the thermal control module 210 comprises a control output 217 operably coupled to a frequency scaling and power gating module 240. In this manner, the thermal control module 210 may be arranged to configure the frequency scaling and/or power gating module 240 to modify an operating frequency and/or power gating configuration of at least a part of the integrated circuit device 200 in order to reduce the thermal budget therefor. Additionally and/or alternatively the thermal control module 210 may be arranged to configure other operating conditions, such as by way of example only, a clock gating configuration and/or a power supply voltage level for at least a part of the integrated circuit device 200.

The thermal control module 210 may be further arranged to determine a configuration for one or more operating conditions of the integrated circuit device 200 required for a junction temperature of the integrated circuit device 200 to be below the threshold temperature  $T_T$  at the future time instant tp, and to configure the one or more operating conditions accordingly, if the prospective junction temperature value T<sub>P</sub> 355 exceeds the threshold temperature value T<sub>T</sub>. In some examples, the thermal control module 210 may be arranged to optimally configure one or more operating conditions of the integrated circuit device 200 in order to substantially increase, or indeed maximise, performance of the integrated circuit device 200 whilst remaining within a maximum thermal budget. In this manner, not only may the thermal control module 210 be arranged to proactively prevent a thermal budget for the integrated circuit device 200 exceeding, say, a maximum operating thermal budget, but also the thermal control module 210 may be arranged to optimally configure one or more operating conditions of the integrated circuit device 200 to enable substantially maximum performance of the integrated circuit device to be achieved without exceeding the maximum thermal budget. In this way, the thermal control module 210 is able to predict a stable temperature for a current power consumption of the integrated circuit device 200, and to change power consumption through changing operating conditions to target a desired temperature value.

WO 2013/064865 PCT/IB2011/054917 - 6 -

In the illustrated example, the thermal control module 210 is further operably coupled to a configurable register 250 within which parameters such as, say, constants A and B of Equation 1, intervals  $(t_2-t_1)$  360 and  $(t_p-t_2)$  365, and one or more threshold temperatures  $T_T$  may be programmable or configured and accessed by the thermal control module 210. In this manner, such parameters may be programmed and updated as required for individual applications and systems.

5

10

15

20

25

30

35

40

Referring now to FIG. 4 there is illustrated a simplified flowchart 400 of an example of a method of controlling a thermal budget of an integrated circuit device; for example as may be implemented by the thermal control module of FIG. 2. The method starts at 410, and moves on to 420 where a first junction temperature measurement value  $(T_1)$  is obtained at a first time instant  $(t_1)$ . Next, at 430, the method waits for a pre-defined interval  $(t_2-t_1)$  before a second junction temperature measurement value  $(T_2)$  is obtained at a second time instant  $(t_2)$  at 440. Next, at 450, a prospective junction temperature value  $(T_p)$  is calculated for a future time instant  $(t_p)$ . The prospective junction temperature value  $(T_p)$  is then compared with a threshold temperature value  $(T_T)$  at 460, and if the prospective junction temperature value  $(T_p)$  is greater than the threshold temperature value  $(T_T)$ , the method moves on to 470 where one or more operating conditions are configured to reduce a thermal budget for the integrated circuit device. The method then ends at 480. Referring back to 460, if the prospective junction temperature value  $(T_p)$  is not greater than the threshold temperature value  $(T_T)$ , the method ends at 480.

Because the illustrated embodiments of the present invention may for the most part, be implemented using electronic components and circuits known to those skilled in the art, details will not be explained in any greater extent than that considered necessary as illustrated above, for the understanding and appreciation of the underlying concepts of the present invention and in order not to obfuscate or distract from the teachings of the present invention.

Aspects of the invention may be implemented, at least in part, in a computer program for running on a computer system, at least including code portions for performing steps of a method according to the invention when run on a programmable apparatus, such as a computer system or enabling a programmable apparatus to perform functions of a device or system according to the invention.

A computer program is a list of instructions such as a particular application program and/or an operating system. The computer program may for instance include one or more of: a subroutine, a function, a procedure, an object method, an object implementation, an executable application, an applet, a servlet, a source code, an object code, a shared library/dynamic load library and/or other sequence of instructions designed for execution on a computer system.

The computer program may be stored internally on computer readable storage medium or transmitted to the computer system via a computer readable transmission medium. All or some of the computer program may be provided on computer readable media permanently, removably or remotely coupled to an information processing system. The computer readable media may include,

WO 2013/064865 PCT/IB2011/054917 - 7 -

for example and without limitation, any type of non-transitory media such as: magnetic storage media including disk and tape storage media; optical storage media such as compact disk media (e.g., CD-ROM, CD-R, etc.) and digital video disk storage media; non-volatile memory storage media including semiconductor-based memory units such as FLASH memory, EEPROM, EPROM, ROM; ferromagnetic digital memories; MRAM; volatile storage media including registers, buffers or caches, main memory, RAM, etc. The media may also be transitory, such as carrier wave transmission media, just to name a few.

5

10

15

20

25

30

35

40

A computer process typically includes an executing (running) program or portion of a program, current program values and state information, and the resources used by the operating system to manage the execution of the process. An operating system (OS) is the software that manages the sharing of the resources of a computer and provides programmers with an interface used to access those resources. An operating system processes system data and user input, and responds by allocating and managing tasks and internal system resources as a service to users and programs of the system.

The computer system may for instance include at least one processing unit, associated memory and a number of input/output (I/O) devices. When executing the computer program, the computer system processes information according to the computer program and produces resultant output information via I/O devices.

In the foregoing specification, the invention has been described with reference to specific examples of embodiments of the invention. It will, however, be evident that various modifications and changes may be made therein without departing from the broader spirit and scope of the invention as set forth in the appended claims.

The connections as discussed herein may be any type of connection suitable to transfer signals from or to the respective nodes, units or devices, for example via intermediate devices. Accordingly, unless implied or stated otherwise, the connections may for example be direct connections or indirect connections. The connections may be illustrated or described in reference to being a single connection, a plurality of connections, unidirectional connections, or bidirectional connections. However, different embodiments may vary the implementation of the connections. For example, separate unidirectional connections may be used rather than bidirectional connections and vice versa. Also, plurality of connections may be replaced with a single connection that transfers multiple signals serially or in a time multiplexed manner. Likewise, single connections carrying multiple signals may be separated out into various different connections carrying subsets of these signals. Therefore, many options exist for transferring signals.

Those skilled in the art will recognize that the boundaries between logic blocks are merely illustrative and that alternative embodiments may merge logic blocks or circuit elements or impose an alternate decomposition of functionality upon various logic blocks or circuit elements. Thus, it is to be understood that the architectures depicted herein are merely exemplary, and that in fact many other architectures can be implemented which achieve the same functionality. For example, for clarity, the temperature sensor(s) 220, timer 230, frequency scaling/power gating module 240

WO 2013/064865 PCT/IB2011/054917 - 8 -

and configurable register 250 have been illustrated as comprising functional blocks distinct from the thermal control module 210. However, it will be appreciated that one or more of these functional elements may be implemented as an integral part of the thermal control module 210.

Any arrangement of components to achieve the same functionality is effectively 'associated' such that the desired functionality is achieved. Hence, any two components herein combined to achieve a particular functionality can be seen as 'associated with' each other such that the desired functionality is achieved, irrespective of architectures or intermediary components. Likewise, any two components so associated can also be viewed as being 'operably connected', or 'operably coupled', to each other to achieve the desired functionality.

5

10

15

20

25

30

35

40

Furthermore, those skilled in the art will recognize that boundaries between the above described operations merely illustrative. The multiple operations may be combined into a single operation, a single operation may be distributed in additional operations and operations may be executed at least partially overlapping in time. Moreover, alternative embodiments may include multiple instances of a particular operation, and the order of operations may be altered in various other embodiments.

Also for example, the examples, or portions thereof, may implemented as soft or code representations of physical circuitry or of logical representations convertible into physical circuitry, such as in a hardware description language of any appropriate type.

Also, the invention is not limited to physical devices or units implemented in non-programmable hardware but can also be applied in programmable devices or units able to perform the desired device functions by operating in accordance with suitable program code, such as mainframes, minicomputers, servers, workstations, personal computers, notepads, personal digital assistants, electronic games, automotive and other embedded systems, cell phones and various other wireless devices, commonly denoted in this application as 'computer systems'.

However, other modifications, variations and alternatives are also possible. The specifications and drawings are, accordingly, to be regarded in an illustrative rather than in a restrictive sense.

In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word 'comprising' does not exclude the presence of other elements or steps then those listed in a claim. Furthermore, the terms 'a' or 'an', as used herein, are defined as one or more than one. Also, the use of introductory phrases such as 'at least one' and 'one or more' in the claims should not be construed to imply that the introduction of another claim element by the indefinite articles 'a' or 'an' limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes the introductory phrases 'one or more' or 'at least one' and indefinite articles such as 'a' or 'an'. The same holds true for the use of definite articles. Unless stated otherwise, terms such as 'first' and 'second' are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements. The mere fact that certain measures are recited in mutually different claims does not indicate that a combination of these measures cannot be used to advantage.

# PAGE LEFT INTENTIONALLY BLANK

WO 2013/064865 PCT/IB2011/054917

- 10 -

#### **Claims**

5

10

20

35

40

1. A method of controlling a thermal budget of an integrated circuit device; the method comprising:

obtaining a first junction temperature measurement value for the integrated circuit device at a first time instant;

obtaining at least one further junction temperature measurement value for the integrated circuit device at an at least one further time instant;

calculating a prospective junction temperature value for the integrated circuit device at a future time instant based at least partly on the first and at least one further junction temperature measurement values and; and

configuring at least one operating condition of the integrated circuit device based at least partly on the calculated prospective junction temperature value.

- 15 2. The method of Claim 1, wherein the first time instant and the at least one further time instant are spaced a constant, pre-defined interval apart.
  - 3. The method of Claim 1 or Claim 2, wherein an interval between the at least one further time instant and the future time instant is substantially equal to the constant pre-defined interval that the first time instant and the at least one further time instant are apart.
  - 4. The method of any preceding Claim, wherein the method comprises performing a steady state calculation for the calculated prospective junction temperature value.
- 5. The method of any preceding Claim, wherein the method further comprises comparing the calculated prospective junction temperature value with a threshold temperature value, and if the prospective junction temperature value exceeds the threshold temperature value, configuring the at least one operating condition for the integrated circuit device to reduce a thermal budget therefor.
- 30 6. The method of Claim 5, wherein the method further comprises determining a configuration for the at least one operating condition of the integrated circuit device required for a junction temperature of the integrated circuit device to be below the threshold temperature at the future time instant, and configuring the at least one operating condition accordingly, if the prospective junction temperature value exceeds the threshold temperature value.
  - 7. The method of Claim 6, wherein the method further comprises determining an optimal configuration for the at least one operating condition of the integrated circuit device required to increase performance of the integrated circuit device whilst remaining within a maximum thermal budget.

8. The method of any preceding Claim, wherein the at least one operating condition comprises at least one from a group of:

an operating frequency of the integrated circuit device;

power gating configuration;

5

10

15

25

30

35

40

clock gating configuration; and

a power supply voltage level of the integrated circuit device.

9. An integrated circuit device comprising at least one thermal control module comprising an input connectable to a temperature sensor for receiving:

a first junction temperature measurement value for the integrated circuit device at a first time instant; and

at least one further junction temperature measurement value for the integrated circuit device at at least one further time instant;

the at least one thermal control module being arranged to calculate a prospective junction temperature value for the integrated circuit device at a future time instant based at least partly on the first and at least one further junction temperature measurement values; and further comprising a control output for configuring at least one operating condition of the integrated circuit device based at least partly on the calculated prospective junction temperature value.

20 10. A thermal control module comprising an input connectable to a temperature sensor for receiving:

a first junction temperature measurement value for the integrated circuit device at a first time instant; and

at least one further junction temperature measurement value for the integrated circuit device at at least one further time instant;

the at least one thermal control module being arranged to calculate a prospective junction temperature value for the integrated circuit device at a future time instant based at least partly on the first and at least one further junction temperature measurement values; and further comprising a control output for configuring at least one operating condition of the integrated circuit device based at least partly on the calculated prospective junction temperature value.

- 11. An electronic device comprising an integrated circuit device according to Claim 9.
- 12. A non-transitory computer program product having executable program code stored therein for controlling a thermal budget of an integrated circuit device, the program code operable for:

obtaining a first junction temperature measurement value for the integrated circuit device at a first time instant;

obtaining at least one further junction temperature measurement value for the integrated circuit device at an at least one further time instant;

calculating a prospective junction temperature value for the integrated circuit device at a future time instant based at least partly on the first and at least one further junction temperature

WO 2013/064865 PCT/IB2011/054917 - 12 -

measurement values and; and

10

configuring at least one operating condition of the integrated circuit device based at least partly on the calculated prospective junction temperature value.

13. The non-transitory computer program product of claim 12, wherein the tangible computer program product comprises at least one from a group including: a hard disk, a CD-ROM, an optical storage device, a magnetic storage device, a Read Only Memory, ROM, a Programmable Read Only Memory, PROM, an Erasable Programmable Read Only Memory, EPROM, an Electrically Erasable Programmable Read Only Memory, EEPROM, and a Flash memory.




FIG. 1




FIG. 2




FIG. 3




FIG. 4

International application No. **PCT/IB2011/054917** 

#### A. CLASSIFICATION OF SUBJECT MATTER

G05D 23/19(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

#### B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G05D 23/19; G01K 7/14; G06F 1/26; G06F 1/00; F24H 1/10

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) eKOMPASS(KIPO internal) & Keywords: semiconductor & thermal control & junction temperature & calculate & timer

#### C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2006-0149974 A1 (EFRAIM ROTEM et al.) 06 July 2006 See abstract; paragraphs [21]-[44]; figures 1,5,11; claims 1-20	1-13
A	US 05038303A A (KIMURA; HIDEO) 06 August 1991 See abstract; figures 1-12; claims 1-3	1-13
A	US 2010-0205464 A1 (ROTEM EFRAIM et al.) 12 August 2010 See abstract; paragraphs [22]-[40]; figures 1,11; claims 1-20	1-13
A	US 6389225 B1 (MALINOSKI MARK F. et al.) 14 May 2002 See abstract; figures 3-13; claims 1-14	1-13

		Further documents are l	listed in the	continuation	of Box C.
--	--	-------------------------	---------------	--------------	-----------

See patent family annex.

- \* Special categories of cited documents:
- A" document defining the general state of the art which is not considered to be of particular relevance
- 'E" earlier application or patent but published on or after the international
- L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other
- "P" document published prior to the international filing date but later than the priority date claimed
- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "&" document member of the same patent family

Date of mailing of the international search report

Date of the actual completion of the international search

22 MAY 2012 (22.05.2012)

01 JUNE 2012 (01.06.2012)

Name and mailing address of the ISA/KR



Korean Intellectual Property Office Government Complex-Daejeon, 189 Cheongsa-ro, Seo-gu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

MUN, Hyeong Sub

Telephone No. 82-42-481-5686



### INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

# PCT/IB2011/054917

Patent document cited in search report  Publication date  Patent family member(s)  Patent family member(s)  US 2006-0149974 A1  O6.07.2006  CN 101142541 A0  CN 101142541 B  12.03.200  CN 101142541 B  12.05.201  US 2010-0205464 A1  12.08.201  US 7878016 B2  W0 2006-072106 A3  EP 0347490 A2  EP 0347490 A3  EP 0347490 A3  EP 0347490 A3  IB.04.198  EP 0347490 B1  IP 07-046062 B2  I7.05.198  JP 07-046062 B2  I7.05.198  JP 1321328 A  27.12.198  US 04990193A A  O5.02.198  US 2010-0205464 A1  12.08.2010  CN 101142541 A0  CN 101142541 B  12.05.201  US 2006-0149974 A1  O6.07.200  US 7878016 B2  W0 2006-072106 A2  W0 2006-072106 A2  W0 2006-072106 A2  W0 2006-072106 A3  Z5.01.200  US 6389225 B1  14.05.2002  US 2002-0033391 A1  21.03.200  US 2003-0047305 A1  13.03.200
US 05038303A A 06.08.1991 EP 0347490 A2 27.12.198 EP 0347490 A3 18.04.199 EP 0347490 B1 19.05.199 JP 07-046062 B2 17.05.199 JP 1321328 A 27.12.198 US 2010-0205464 A1 12.08.2010  US 2010-0205464 A1 12.08.2010  US 2010-0205464 A1 14.05.2002  US 2002-0033391 A1 21.03.200 US 6389225 B1 14.05.2002  US 2002-0033391 A1 21.03.200 US 2002-0033391 A1 21.03.200 US 2002-0047305 A1 13.03.200
EP 0347490 A3 18.04.199 EP 0347490 B1 19.05.199 JP 07-046062 B2 17.05.199 JP 1321328 A 27.12.198 US 04990193A A 05.02.199 US 2010-0205464 A1 12.08.2010 CN 101142541 A0 12.03.200 CN 101142541 B 12.05.200 DE 112005003294 T5 22.11.200 US 2006-0149974 A1 06.07.200 US 7878016 B2 01.02.200 WO 2006-072106 A2 06.07.200 WO 2006-072106 A3 25.01.200 US 6389225 B1 14.05.2002 US 2002-0033391 A1 21.03.200 US 6389225 B1 13.03.200
CN 101142541 B 12.05.20 <sup></sup> DE 112005003294 T5 22.11.200 US 2006-0149974 A1 06.07.200 US 7878016 B2 01.02.20 <sup></sup> W0 2006-072106 A2 06.07.200 W0 2006-072106 A3 25.01.200 US 6389225 B1 14.05.2002 US 2002-0033391 A1 21.03.200 US 2003-0047305 A1 13.03.200
US 2003-0047305 A1 13.03.200
US 2005-0033376 A1 10.02.200 US 6498899 B2 24.12.200 US 6549026 B1 15.04.200 US 6862405 B2 01.03.200 US 6950707 B2 27.09.200