



- (51) International Patent Classification:
H01L 29/78 (2006.01)
- (21) International Application Number:
PCT/US2012/047826
- (22) International Filing Date:
23 July 2012 (23.07.2012)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
61/511,195 25 July 2011 (25.07.2011) US
13/554,890 20 July 2012 (20.07.2012) US
- (71) Applicant (for all designated States except US): **MICRO-CHIP TECHNOLOGY INCORPORATED** [US/US]; 2355 West Chandler Blvd., Chandler, AZ 85224-6199 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **DIX, Gregory** [US/US]; 1821 East El Freda Road, Tempe, AZ 85284 (US). **MCKEEN, Leighton, E.** [US/US]; 1110 Saint Elena Street, Gilbert, AZ 85234 (US). **LIVINGSTON, Ian** [US/US]; 5580 South White Drive, Chandler, AZ 85249 (US). **MELCHER, Roger** [US/US]; 271 East Bernie Lane, Gilbert, AZ 85295 (US). **BRAITHWAITE, Rohan** [US/US]; 343 East Bridle Court, Gilbert, AZ 85295 (US).
- (74) Agent: **SLAYDEN, Bruce, W., II**; King & Spalding LLP, 401 Congress Avenue, Suite 3200, Austin, TX 78701 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Published:

- without international search report and to be republished upon receipt of that report (Rule 48.2(g))



WO 2013/016273 A2

(54) Title: MULTIPLE WELL DRAIN ENGINEERING FOR HV MOS DEVICES

(57) Abstract: At least one N-well implant having a different doping level is formed in a silicon substrate by first etching the substrate with an alignment target for aligning future process masks thereto. This alignment target is outside of any active device area. By using at least one N-well implant having a different doping level in combination with the substrate, a graded junction in the drift area of a metal oxide semiconductor (MOS) field effect transistor (FET) can be created and a pseudo Ldd structure may be realized thereby.

MULTIPLE WELL DRAIN ENGINEERING FOR HV MOS DEVICES**RELATED PATENT APPLICATION**

This application claims priority to commonly owned United States Provisional Patent Application Serial Number 61/511,195; filed July 25, 2011; entitled "Multiple Well Drain Engineering for HV MOS Devices," by Greg Dix, Leighton E. McKeen, Ian Livingston, Roger Melcher and Rohan Braithwaite; which is hereby incorporated by reference herein for all purposes.

TECHNICAL FIELD

The present disclosure relates to fabrication of high voltage (HV) metal oxide semiconductor (MOS) devices, and more particularly, to fabrication of multiple well drains in the HV MOS devices.

BACKGROUND

High voltage (HV) metal oxide semiconductor (MOS) devices typically use well implants to create the drain and drift structures. Hot carrier impact ionization limits the voltage range of these devices, and typical lightly doped drain (Ldd) implants are not useful in drain engineering as the drain is under the field oxide. Typical prior technology self aligned well structures create undesirable steps (change in elevation) at the well edges in the silicon (Si) substrate surface and cause alignment issues for successive well implants.

Referring to Figure 1, depicted are schematic elevational diagrams of prior art process steps used to form an n-well implant in a p-substrate. Figure 1(a) represents a schematic elevational diagram of the n-well implant 104 in a P-substrate 102 that is masked by a nitride layer 106. Figure 1(b) represents an oxide layer 108 grown over the n-well implant 104 then the nitride layer 106 is stripped therefrom. Figure 1(c) represents the N-well implant 104a in the P-substrate 102 after the oxide layer 108 is etched off. The oxide growth consumes an amount of the oxide layer 108 causing some of the top portion of the N-well implant 104 to be removed, thereby resulting in steps formed at the N-well edges 110. These n-well edges 110 (steps) are used for subsequent mask alignment purposes.

SUMMARY

Therefore, what is needed is the ability to incorporate drain engineering in the drift region underneath the polysilicon gate and or field oxide to obtain a more robust HV MOS device. Use of differently doped well implants facilitates drain engineering.

5 According to an embodiment, a method for fabricating a high voltage (HV) metal oxide semiconductor (MOS) field effect transistor (FET) device may comprise the steps of: forming a zero layer (222) on a P-substrate (202) by etching an alignment target (220) on a surface of the P-substrate (202) and outside of active device areas of the P-substrate (202); forming a lightly doped N-well (204a) in a portion of the P-substrate (202) by implant;
10 forming a doped N-well (204b) in a portion of the lightly doped N-well (204a) by implant; forming field oxides (214) over certain portions of the P-substrate (202); forming a gate oxide (216) over a portion of the lightly doped N-well (204a) and a portion of the P-substrate (202); forming a polysilicon gate (218) over the gate oxide (216); and forming a heavily doped N+ region (204c) in a portion of the doped N-well (204b) and another heavily doped N+ region
15 (212) in another portion of the P-substrate (202) by implant.

According to a further embodiment of the method, the steps of forming may comprise using masks aligned with the alignment target (220). According to a further embodiment of the method, a drain connection may be made to the heavily doped N+ region (204c), a gate connection may be made to the polysilicon gate (218), and a source connection may be made
20 to the another heavily doped N+ region (212). According to a further embodiment of the method, a plurality of HV MOSFET devices may be formed. According to a further embodiment of the method, the lightly doped N-well (204a) and doped N-well (204b) may form a graded junction in a drift area of the MOSFET device. According to a further embodiment of the method, the steps of adjusting lengths of the lightly doped and doped
25 N-wells (204a and 204b) may be used to reduce high field effects of the MOSFET device. According to a further embodiment of the method, the steps of adjusting lengths of the lightly doped and doped N-wells (204a and 204b) may be used to reduce on resistance of the MOSFET device.

According to another embodiment, a high voltage (HV) metal oxide semiconductor
30 (MOS) field effect transistor (FET) device may comprise: a zero layer (222) on a P-substrate (202) having an etched alignment target on a surface thereof and outside of active device

areas of the P-substrate (202); a lightly doped N-well (204a) implanted in a portion of the P-substrate; a doped N-well (204b) implanted in a portion of the lightly doped N-well (204a); a heavily doped N+ region (204c) implanted in a portion of the doped N-well (204b); another heavily doped N+ region (212) implanted in another portion of the P-substrate (202); field oxides (214) formed adjacent to the heavily doped N+ region (204c) and the another heavily doped N+ region (212); a gate oxide (216) formed over a portion of the lightly doped N-well (204a) and adjacent to the another heavily doped N+ region (212); and a polysilicon gate (218) formed over the gate oxide (216).

According to a further embodiment, the alignment target (220) may be used for aligning implantation of the lightly doped N-well (204a), the doped N-well (204b), the heavily doped N+ region (204c), the another heavily doped N+ region (212), the field oxides (214), the gate oxide (216), and the polysilicon gate (218). According to a further embodiment, a drain connection may be made to the heavily doped N+ region (204c), a gate connection may be made to the polysilicon gate (218), and a source connection may be made to the another heavily doped N+ region (212). According to a further embodiment, a plurality of high voltage metal oxide semiconductor field effect transistor devices may be formed. According to a further embodiment, the lightly doped N-well (204a) and doped N-well (204b) may form a graded junction in a drift area of the MOSFET device. According to a further embodiment, lengths of the lightly doped (204a) and doped N-wells (204b) may be adjusted to reduce high field effects of the MOSFET device. According to a further embodiment, lengths of the lightly doped N-well (204a) and the doped N-well (204b) may be adjusted to reduce on resistance of the MOSFET device.

According to yet another embodiment, a method for fabricating a high voltage (HV) metal oxide semiconductor (MOS) field effect transistor (FET) device may comprise the steps of: forming a zero layer (422) on a lightly doped N⁻-substrate (402) by etching an alignment target (420) on a surface of the lightly doped N⁻-substrate (402) and outside of active device areas of the lightly doped N⁻-substrate (402); forming an N-well (404a) in a portion of the lightly doped N⁻-substrate (402) by implant, wherein the N-well (404a) may be more heavily doped than the lightly doped N⁻-substrate (402); forming field oxides (414) over certain portions of the lightly doped N⁻-substrate (402); forming a gate oxide (416) over portions of the lightly doped N⁻-substrate (402); forming a polysilicon gate (418) over the gate oxide (416); forming a P-type region (424) in a portion of the lightly doped

N⁻-substrate (402) by implant; forming a heavily doped N⁺ region (404b) in a portion of the N-well (404a) and another heavily doped N⁺ region (412) in a portion of the P-type region (424) by implant; and forming a heavily doped P⁺ region (426) in a portion of the P-type region (424) by implant.

5 According to a further embodiment of the method, the steps of forming may comprise using masks aligned with the alignment target (420). According to a further embodiment of the method, a drain connection may be made to the heavily doped N⁺ region (404b), a gate connection may be made to the polysilicon gate (418), and a source connection may be made to the another heavily doped N⁺ region (412). According to a further embodiment of the method, a plurality of HV MOSFET devices may be formed. According to a further
10 embodiment of the method, the N-well (404a) and lightly doped N⁻-substrate (402) may form a graded junction in a drift area of the MOSFET device. According to a further embodiment of the method, the step of adjusting a length of the N-well (404a) may be used to reduce high field effects of the MOSFET device. According to a further embodiment of the method, the step of adjusting a length of the N-well (404a) may be used to reduce on resistance of the
15 MOSFET device.

 According to still another embodiment, a high voltage (HV) metal oxide semiconductor (MOS) field effect transistor (FET) device may comprise: a zero layer (422) on a lightly doped N⁻-substrate (402) having an etched alignment target (420) on a surface of
20 the lightly doped N⁻-substrate (402) and outside of active device areas of the lightly doped N⁻-substrate (402); an N-well (404a) implanted in a portion of the lightly doped N⁻-substrate (402), wherein the N-well (404a) may be more heavily doped than the lightly doped N⁻-substrate (402); a P-type region (424) implanted in a portion of the lightly doped N⁻-substrate (402); a heavily doped N⁺ region (404b) implanted in a portion of the N-well (404a); another heavily doped N⁺ region (412) implanted in a portion of the P-type
25 region (424); a heavily doped P⁺ region (426) implanted in a portion of the P-type region (424); field oxides (414) adjacent to the heavily doped N⁺ region (404b) and the heavily doped P⁺ region (426); a gate oxide (416) formed over portions of the lightly doped N⁻-substrate (402) and the P-type region (424); and a polysilicon gate (418) formed over the
30 gate oxide (416).

According to a further embodiment, wherein the alignment target may be used for aligning implantation of the N-well (404a), the P-type region (424), the heavily doped N+ region (404b), the another heavily doped N+ region (412), the heavily doped P+ region (426), the field oxides (414), the gate oxide (416), and the polysilicon gate (418). According to a further embodiment, a drain connection may be made to the heavily doped P+ region (404b), a gate connection may be made to the polysilicon gate (418), and a source connection may be made to the another heavily doped P+ region (412). According to a further embodiment, a plurality of high voltage metal oxide semiconductor field effect transistor devices may be formed. According to a further embodiment, the N-well (404a) and lightly doped N⁻substrate (402) may form a graded junction in a drift area of the MOSFET device. According to a further embodiment, a length of the N-well (404a) may be adjusted to reduce high field effects of the MOSFET device. According to a further embodiment, a length of the N-well (404a) may be adjusted to reduce on resistance of the MOSFET device. According to a further embodiment, the another heavily doped N+ region (412) and the heavily doped P+ region (426) may be butted together, and the heavily doped P+ region (426) may be connected to the source connection. According to a further embodiment, the another heavily doped N+ region (412) and the heavily doped P+ region (426) may be spaced apart, and the heavily doped P+ region (426) may be connected to a voltage for adjusting a voltage potential of the P-type region (424).

20

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete understanding of the present disclosure may be acquired by referring to the following description taken in conjunction with the accompanying drawings wherein:

Figure 1 illustrates schematic elevational diagrams of prior art process fabrication steps used to form an n-well implant in a p-substrate;

Figures 2 and 2A illustrate schematic elevational diagrams of process fabrication steps used in forming multiple N-well implants in a P-substrate, according to a specific example embodiment of this disclosure;

Figure 3 illustrates a voltage-current graph of V_{ds} and I_{ds} showing an improvement of the drive current in the HV MOS device with the multiple N-well drain engineering, according to the teachings of this disclosure; and

Figures 4 and 4A illustrate schematic elevational diagrams of process fabrication steps used in forming N-well implants and a lightly doped P-well implant in an N⁻-substrate, according to another specific example embodiment of this disclosure.

While the present disclosure is susceptible to various modifications and alternative forms, specific example embodiments thereof have been shown in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific example embodiments is not intended to limit the disclosure to the particular forms disclosed herein, but on the contrary, this disclosure is to cover all modifications and equivalents as defined by the appended claims.

10

DETAILED DESCRIPTION

By using differently doped well implants a graded N-well junction can be created under the field oxide. Multiple N-well implants are formed in a P-substrate or a single N-well implant is formed in a lightly doped N-substrate by first etching the silicon substrate with an alignment target for aligning future process masks thereto. The alignment target is outside of any active device area. By using N-well implants of different doping levels a graded junction in the drift area of a metal oxide semiconductor (MOS) field effect transistor (FET) can be created and a pseudo Ldd structure may thereby be realized. By fine tuning the lengths of the heavier and lighter doped N-well implants, high field effects can be significantly reduced as well as a reduction in the on resistance of the HV MOS FET device.

15

Referring now to the drawings, the details of a specific example embodiment is schematically illustrated. Like elements in the drawings will be represented by like numbers, and similar elements will be represented by like numbers with a different lower case letter suffix.

Referring to Figures 2 and 2A, depicted are schematic elevational diagrams of process fabrication steps used in forming multiple N-well implants in a P-substrate, according to a specific example embodiment of this disclosure. Shown in Figure 2(a) a “zero” layer 222 is created by etching the silicon P-substrate 202 with an alignment target 220 for aligning future masks thereto. The alignment target 220 is outside of any active device area. Thereafter multiple implants may be performed as more fully described hereinafter. By using multiple well implants of different doping levels a graded junction in the drift area of a metal oxide

20

25

30

semiconductor (MOS) field effect transistor (FET) can be created and a pseudo Ldd structure may thereby be realized.

Shown in Figure 2(b) a lightly doped N⁻-well 204a is formed through means, *e.g.*, implant and drive (heat), that are well known to one having ordinary skill in integrated circuit semiconductor fabrication. Shown in Figure 2(c) a second more heavily doped N-well 204b is formed through well known means, *e.g.*, implant and drive (heat). Shown in Figure 2(d) field oxides 214a, 214b and 214c are grown (formed) through well known means. Shown in Figure 2(e) a gate oxide 216 is grown (formed) through well known means. Shown in Figure 2(f) polysilicon 218 is grown (formed) over the gate oxide 216 through well known means. Shown in Figure 2(g) the polysilicon 218 is formed into a polysilicon gate 218 by, for example but not limited to, photolithography and etching over the gate oxide 216 through well known means. Shown in Figure 2(h) heavily doped N⁺ regions 204c and 212 are formed through well known means, *e.g.*, implant and drive (heat), for drain and source connections, respectively. It is contemplated and with the scope of this disclosure that the wells can be implanted after the field oxide/isolation is in place, and the wells can be implanted and dopants activated without a drive (heat).

The aforementioned fabrication steps create a high voltage (HV) MOS FET shown in Figure 2(h). For each of the aforementioned steps, the alignment target 220 is used to align the respective masks thereof. The multiple N-well implants 204 create a graded junction in a drift area of the HV MOS FET. By fine tuning the lengths of the heavy and light N-well implants, high field effects can be significantly reduced as well as a reduction in the on resistance of the HV MOS FET device.

Referring to Figure 3, depicted is a voltage-current graph of V_{ds} and I_{ds} showing an improvement of the drive current in the HV MOS FET device with the multiple N-well drain engineering, according to the teachings of this disclosure. Advantages of the present invention are: 1) More accurate alignment of well implants, 2) ability to use multiple well implants to generate an engineered drift/drain, 3) better drive current, 4) elimination of hot carrier affects, and 5) a wider voltage range of device operation.

Referring to Figures 4 and 4A, depicted are schematic elevational diagrams of process fabrication steps used in forming N-well implants and a lightly doped P-well implant in an N⁻-substrate, according to another specific example embodiment of this disclosure. Shown in

Figure 4(a) a “zero” layer 422 is created by etching a lightly doped N⁻-substrate 402 with an alignment target 420 for aligning future masks thereto. The alignment target 420 is outside of any active device area. Thereafter multiple implants may be performed as more fully described hereinafter. By using a N-well 402a of a different doping level than the lightly doped N⁻-substrate 402, a graded junction in the drift area of a metal oxide semiconductor (MOS) field effect transistor (FET) can be created and a pseudo Ldd structure may thereby be realized.

Shown in Figure 4(b) a more heavily doped N-well 404a is formed in the lightly doped N⁻-substrate 402 through well known means, *e.g.*, implant and drive (heat). Shown in Figure 4(c) field oxides 414a, 414b and 414c are grown (formed) through well known means. Shown in Figure 4(d) a gate oxide 416 is grown (formed) through well known means. Shown in Figure 4(e) polysilicon 418 is grown (formed) over the gate oxide 416 through well known means. Shown in Figure 4(f) the polysilicon 418 is formed into a polysilicon gate 418 by, for example but not limited to, photolithography and etching over the gate oxide 416 through well known means.

Shown in Figure 4(g) a low concentration implant P-type region 424 is formed in the lightly doped N⁻-substrate 402 through well known means *e.g.*, photo, implant and drive (heat). The P-type region 424 may also be formed without requiring a drive (heat) for certain implant conditions. Shown in Figure 4(h) heavily doped N⁺ regions 404b and 412 are formed in the N-well 404a and the P-type well 424, respectively, through well known implant means, for drain and source connections, respectively. Shown in Figure 4(i) a heavily doped P⁺ region 426 is formed in the P-type region 424 through well known implant means.

The heavily doped P⁺ region 426 is used as a connection to the P-type region 424. The heavily doped P⁺ region 426 may be butted adjacent the heavily doped N⁺ region 412 and also connected to the source contact (as shown in Figure 4A), or separated from the heavily doped N⁺ region 412 and connected to a voltage source (not shown) to change the potential of the P-type region 424. For each of the aforementioned steps, the alignment target 420 is used to align the respective masks thereof. The N-well implant 404a and the lightly doped N⁻-substrate 402 create a graded junction in a drift area of the HV MOS FET. By fine tuning the length of the N-well implant 404a, high field effects can be significantly reduced as well as a reduction in the on resistance of the HV MOS FET device.

While embodiments of this disclosure have been depicted, described, and are defined by reference to example embodiments of the disclosure, such references do not imply a limitation on the disclosure, and no such limitation is to be inferred. The subject matter disclosed is capable of considerable modification, alteration, and equivalents in form and function, as will occur to those ordinarily skilled in the pertinent art and having the benefit of this disclosure. The depicted and described embodiments of this disclosure are examples only, and are not exhaustive of the scope of the disclosure.

CLAIMS

What is claimed is:

1. A method for fabricating a high voltage (HV) metal oxide semiconductor (MOS) field effect transistor (FET) device, said method comprising the steps of:
 - 5 forming a zero layer (222) on a P-substrate (202) by etching an alignment target (220) on a surface of the P-substrate (202) and outside of active device areas of the P-substrate (202);
 - forming a lightly doped N-well (204a) in a portion of the P-substrate (202) by implant;
 - 10 forming a doped N-well (204b) in a portion of the lightly doped N-well (204a) by implant;
 - forming field oxides (214) over certain portions of the P-substrate (202);
 - forming a gate oxide (216) over a portion of the lightly doped N-well (204a) and a portion of the P-substrate (202);
 - 15 forming a polysilicon gate (218) over the gate oxide (216); and
 - forming a heavily doped N⁺ region (204c) in a portion of the doped N-well (204b) and another heavily doped N⁺ region (212) in another portion of the P-substrate (202) by implant.
2. The method according to claim 1, wherein the steps of forming comprise using
20 masks aligned with the alignment target (220).
3. The method according to claim 1, wherein a drain connection is made to the heavily doped N⁺ region (204c), a gate connection is made to the polysilicon gate (218), and a source connection is made to the another heavily doped N⁺ region (212).
4. The method according to claim 1, wherein a plurality of HV MOSFET devices
25 are formed.
5. The method according to claim 1, wherein the lightly doped N-well (204a) and doped N-well (204b) form a graded junction in a drift area of the MOSFET device.

6. The method according to claim 1, further comprising the steps of adjusting lengths of the lightly doped and doped N-wells (204a and 204b) to reduce high field effects of the MOSFET device.

7. The method according to claim 1, further comprising the steps of adjusting
5 lengths of the lightly doped and doped N-wells (204a and 204b) to reduce on resistance of the MOSFET device.

8. A high voltage (HV) metal oxide semiconductor (MOS) field effect transistor (FET) device, comprising:

10 a zero layer (222) on a P-substrate (202) having an etched alignment target on a surface thereof and outside of active device areas of the P-substrate (202);

a lightly doped N-well (204a) implanted in a portion of the P-substrate;

a doped N-well (204b) implanted in a portion of the lightly doped N-well (204a);

15 a heavily doped N⁺ region (204c) implanted in a portion of the doped N-well (204b);

another heavily doped N⁺ region (212) implanted in another portion of the P-substrate (202);

field oxides (214) formed adjacent to the heavily doped N⁺ region (204c) and the another heavily doped N⁺ region (212);

20 a gate oxide (216) formed over a portion of the lightly doped N-well (204a) and adjacent to the another heavily doped N⁺ region (212); and

a polysilicon gate (218) formed over the gate oxide (216).

9. The HV MOSFET device according to claim 8, wherein the alignment target (220) is used for aligning implantation of the lightly doped N-well (204a), the doped
25 N-well (204b), the heavily doped N⁺ region (204c), the another heavily doped N⁺ region (212), the field oxides (214), the gate oxide (216), and the polysilicon gate (218).

10. The HV MOSFET device according to claim 8, wherein a drain connection is made to the heavily doped N⁺ region (204c), a gate connection is made to the polysilicon gate (218), and a source connection is made to the another heavily doped N⁺ region (212).

11. The HV MOSFET device according to claim 8, wherein a plurality of high voltage metal oxide semiconductor field effect transistor devices are formed.

12. The HV MOSFET device according to claim 8, wherein the lightly doped N-well (204a) and doped N-well (204b) form a graded junction in a drift area of the
5 MOSFET device.

13. The HV MOSFET device according to claim 8, wherein lengths of the lightly doped (204a) and doped N-wells (204b) are adjusted to reduce high field effects of the MOSFET device.

14. The HV MOSFET device according to claim 8, wherein lengths of the lightly
10 doped N-well (204a) and the doped N-well (204b) are adjusted to reduce on resistance of the MOSFET device.

15. A method for fabricating a high voltage (HV) metal oxide semiconductor (MOS) field effect transistor (FET) device, said method comprising the steps of:

forming a zero layer (422) on a lightly doped N^- -substrate (402) by etching an alignment target (420) on a surface of the lightly doped N^- -substrate (402) and outside
5 of active device areas of the lightly doped N^- -substrate (402);

forming an N-well (404a) in a portion of the lightly doped N^- -substrate (402) by implant, wherein the N-well (404a) is more heavily doped than the lightly doped N^- -substrate(402);

forming field oxides (414) over certain portions of the lightly doped
10 N^- -substrate (402);

forming a gate oxide (416) over portions of the lightly doped N^- -substrate (402);

forming a polysilicon gate (418) over the gate oxide (416);

forming a P-type region (424) in a portion of the lightly doped N^- -substrate (402) by implant;
15

forming a heavily doped N^+ region (404b) in a portion of the N-well (404a) and another heavily doped N^+ region (412) in a portion of the P-type region (424) by implant; and

forming a heavily doped P^+ region (426) in a portion of the P-type region
20 (424) by implant.

16. The method according to claim 15, wherein the steps of forming comprise using masks aligned with the alignment target (420).

17. The method according to claim 15, wherein a drain connection is made to the heavily doped N^+ region (404b), a gate connection is made to the polysilicon gate (418), and
25 a source connection is made to the another heavily doped N^+ region (412).

18. The method according to claim 15, wherein a plurality of HV MOSFET devices are formed.

19. The method according to claim 15, wherein the N-well (404a) and lightly doped N^- -substrate (402) form a graded junction in a drift area of the MOSFET device.

20. The method according to claim 15, further comprising the step of adjusting a length of the N-well (404a) to reduce high field effects of the MOSFET device.

21. The method according to claim 15, further comprising the step of adjusting a length of the N-well (404a) to reduce on resistance of the MOSFET device.

5 22. A high voltage (HV) metal oxide semiconductor (MOS) field effect transistor (FET) device, comprising:

a zero layer (422) on a lightly doped N⁻-substrate (402) having an etched alignment target (420) on a surface of the lightly doped N⁻-substrate (402) and outside of active device areas of the lightly doped N⁻-substrate (402);

10 an N-well (404a) implanted in a portion of the lightly doped N⁻-substrate (402), wherein the N-well (404a) is more heavily doped than the lightly doped N⁻-substrate(402);

a P-type region (424) implanted in a portion of the lightly doped N⁻-substrate (402);

15 a heavily doped N⁺ region (404b) implanted in a portion of the N-well (404a);
another heavily doped N⁺ region (412) implanted in a portion of the P-type region (424);

a heavily doped P⁺ region (426) implanted in a portion of the P-type region (424);


20 field oxides (414) adjacent to the heavily doped N⁺ region (404b) and the heavily doped P⁺ region (426);

a gate oxide (416) formed over portions of the lightly doped N⁻-substrate (402) and the P-type region (424); and


a polysilicon gate (418) formed over the gate oxide (416).

25 23. The HV MOSFET device according to claim 22, wherein the alignment target is used for aligning implantation of the N-well (404a), the P-type region (424), the heavily doped N⁺ region (404b), the another heavily doped N⁺ region (412), the heavily doped P⁺ region (426), the field oxides (414), the gate oxide (416), and the polysilicon gate (418).


24. The HV MOSFET device according to claim 22, wherein a drain connection is made to the heavily doped P⁺ region (404b), a gate connection is made to the polysilicon gate (418), and a source connection is made to the another heavily doped P⁺ region (412).
25. The HV MOSFET device according to claim 22, wherein a plurality of high
5 voltage metal oxide semiconductor field effect transistor devices are formed.
26. The HV MOSFET device according to claim 22, wherein the N-well (404a) and lightly doped N⁻-substrate (402) form a graded junction in a drift area of the MOSFET device.
27. The HV MOSFET device according to claim 22, wherein a length of the
10 N-well (404a) is adjusted to reduce high field effects of the MOSFET device.
28. The HV MOSFET device according to claim 22, wherein a length of the N-well (404a) is adjusted to reduce on resistance of the MOSFET device.
29. The HV MOSFET device according to claim 22, wherein the another heavily
15 doped N⁺ region (412) and the heavily doped P⁺ region (426) are butted together, and the heavily doped P⁺ region (426) is connected to the source connection.
30. The HV MOSFET device according to claim 22, wherein the another heavily doped N⁺ region (412) and the heavily doped P⁺ region (426) are spaced apart, and the heavily doped P⁺ region (426) is connected to a voltage for adjusting a voltage potential of the P-type region (424).



(a)




(b)




(c)


Figure 1 (Prior Art)




(a)



(b)




(c)




(d)


Figure 2




(e)



(f)



(g)



(h)

Figure 2A

N-CH device comparison




Figure 3







Figure 4




(f)



(g)



(h)



(i)

Figure 4A