

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
13 July 2006 (13.07.2006)

PCT

(10) International Publication Number
WO 2006/074470 A1

(51) International Patent Classification:
H01L 21/60 (2006.01) **H01L 23/485** (2006.01)

(74) Agent: PARKER, Paul, T; PERKINS COIE LLP, P.O. Box 1247, Seattle, Washington 98111-1247 (US).

(21) International Application Number:
PCT/US2006/000881

(22) International Filing Date: 10 January 2006 (10.01.2006)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
11/032,975 10 January 2005 (10.01.2005) US

(71) Applicant (for all designated States except US): **MICRON TECHNOLOGY, INC.** [US/US]; 8000 SOUTH FEDERAL WAY, P.O. Box 6, Boise, Idaho 83716-9632 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **TANG, Sanh, D.** [US/US]; 1273 N. Jullion Avenue, Boise, Idaho 83704 (US). **TUTTLE, Mark, E.** [US/US]; 1998 Table Rock Road, Boise, Idaho 83712 (US). **COOK, Keith, R.** [US/US]; 3769 Gekeler Lane #161, Boise, Idaho 83706 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

[Continued on next page]

(54) Title: INTERCONNECT STRUCTURES WITH BOND-PADS AND METHODS OF FORMING BUMP SITES ON BOND-PADS



WO 2006/074470 A1

(57) Abstract: Microelectronic workpieces that have bump sites over bond-pads and methods of fabricating such bump sites. One embodiment of such a workpiece, for example, includes a substrate having a plurality of microelectronic dies comprising integrated circuitry and bond-pads, such as copper bond-pads, electrically coupled to the integrated circuitry. The workpiece further includes (a) a dielectric structure having a plurality of openings with sidewalls projecting from corresponding bond-pads, and (b) a plurality of caps over corresponding bond-pads. The individual caps can include a discrete portion of a barrier layer attached to the bond-pads and the sidewalls of the openings, and a discrete portion of a cap layer on the barrier layer. The caps are electrically isolated from each other and self-aligned with corresponding bond-pads without forming a mask layer over the cap layer.



- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

INTERCONNECT STRUCTURES WITH BOND-PADS AND METHODS OF FORMING BUMP SITES ON BOND-PADS

TECHNICAL FIELD

[0001] The present invention relates to interconnect structures with bond-pads, such as copper bond-pads, and methods of forming bump sites on bond-pads.

BACKGROUND

[0002] Semiconductor devices and other types of microelectronic devices have a die attached to a ceramic chip carrier, organic printed circuit board, lead frame, or other type of interposing structure. The microelectronic dies can be attached to interposing structures using Direct Chip Attach (DCA), flip-chip bonding, or wire-bonding to electrically connect the integrated circuitry in the dies to the wiring of the interposing structures. In typical DCA or flip-chip methods, very small bumps or balls of a conductive material (e.g., solder) are deposited onto the contacts of a die. The bumps are then connected to corresponding terminals on an interposing structure.

[0003] Copper is widely used for the wiring in semiconductor devices. For example, the wiring in the integrated circuitry of many high performance devices is composed of copper. The bond-pads of many microelectronic dies are also made from copper. One problem of copper bond-pads, however, is that copper easily oxidizes and corrodes in the presence of oxygen and water. As a result, copper bond-pads must be protected to prevent oxidation and/or corrosion that could possibly impair or destroy the device.

[0004] Figure 1 is a cross-sectional view illustrating a portion of a microelectronic die 10 having substrate 11 with a copper bond-pad 20. The die 10 in Figure 1 further includes passivation layers including a first dielectric layer 32 (e.g., silicon dioxide), a second dielectric layer 34 (e.g., silicon nitride), and a third dielectric layer 36 (e.g., polyimide). The die 10 further includes a cap 40 having a barrier layer 42 and a metal layer 44 over the barrier layer 42. The cap 40 is formed

by constructing a first mask over the first and second dielectric layers 32 and 34, and etching holes through the first and second dielectric layers 32 and 34 over the bond-pad 20. The barrier layer 42 and the metal layer 44 are then deposited onto the workpiece 10. The process of forming the cap 40 further includes constructing a second mask on top of the metal layer 44 from a resist 50, developing the resist 50 to expose the areas of the metal layer 44 over the upper portions of the third dielectric layer 36, and then etching the metal layer 44 and the barrier layer 42 down to the third dielectric layer 36 using a reactive ion etch. The resist 50 is subsequently stripped from the workpiece 10 to leave the cap 40 over the copper bond-pad 20.

[0005] One problem with the copper interconnect structure illustrated in Figure 1 is that it is relatively expensive to manufacture because this process requires a first mask to form the openings over the bond-pad 20 and a second mask to form the pattern of resist 50 over the metal layer 44. Masks are expensive to construct because they require very expensive photolithography equipment to achieve the required tolerances in semiconductor devices. This process is also expensive because it uses a costly reactive ion etch to remove portions of the metal layer 44 and the barrier layer 42. This process is even further expensive because the resist 50 pools over the bond-pad 20 and is time consuming to remove.

[0006] Figure 2 is a cross-sectional view illustrating a portion of another embodiment of a microelectronic die 100 having a cap to protect a copper bond-pad. The die 100 illustrated in Figure 2 is similar to the die 10 illustrated in Figure 1, and thus like reference numbers refer to like components in both of these figures. The die 100 illustrated in Figure 2 includes a cap 140 plated onto the bond-pad 20. The cap 140 is fabricated by constructing the first mask and forming a hole through the first and second dielectric layers 32 and 34 over the bond-pad 20. After forming the hole over the bond-pad 20, the cap 140 is plated onto the bond-pad 20 using a series of different plating cycles. For example, a palladium layer 142 can be plated directly onto the bond-pad 20 using a plating process. The palladium layer 142 provides a seed layer or nucleation layer for plating a nickel layer 144 onto the palladium layer 142 using another plating process. In some embodiments, a silver layer 146 can be plated onto the palladium layer 142 before depositing the nickel layer 144, and/or a gold layer 148 can be deposited onto the nickel layer 144.

[0007] One problem with the cap 140 illustrated in Figure 2 is that the nickel initially plates onto one of the underlying metal layers and then continues to plate upon itself. The nickel, however, does not bond to the sidewalls of the opening through the dielectric layers such that oxygen and moisture can migrate along the interface between the nickel and the dielectric layers 32, 34 and 36. Therefore, the contact 140 does not sufficiently protect the copper bond-pad 20 from oxidation and corrosion.

BRIEF DESCRIPTION OF THE DRAWINGS

[0008] Figure 1 is a cross-sectional view of a microelectronic device having a copper bond-pad in accordance with one aspect of the prior art.

[0009] Figure 2 is a cross-sectional view of a microelectronic device having a copper bond-pad in accordance with another aspect of the prior art.

[0010] Figure 3 is a cross-sectional view illustrating a portion of a microelectronic workpiece having a plurality of copper bond-pads and protective caps on the copper bond-pads in accordance with an embodiment of the invention.

[0011] Figures 4A-4D are cross-sectional views illustrating stages of a process for fabricating a conductive cap over a copper bond-pad in accordance with one embodiment of the invention.

[0012] Figures 5A-5C are cross-sectional views illustrating stages of a process for fabricating a conductive cap over a copper bond-pad in accordance with another embodiment of the invention.

DETAILED DESCRIPTION

1. Overview

[0013] Several aspects of the present invention are directed toward forming protective caps on bond-pads, such as bond-pads composed of copper, silver, gold or other suitable conductive materials. The protective caps provide sites to which conductive bumps, wire-bonds, metallization of redistribution layers, or balls may be attached in the manufacturing of microelectronic devices. One embodiment of a method for fabricating such bumps sites comprises providing a microelectronic

workpiece having a plurality of dies that include integrated circuitry and bond-pads electrically coupled to the integrated circuitry. This embodiment further includes creating a passivation structure on the workpiece, forming openings in the passivation structure to expose portions of the bond-pads, and depositing an external metal layer over the passivation structure and the exposed portions of the bond-pads. The external metal layer generally has a thickness such that the openings are not completely filled by the metal layer. The process further includes planarizing the workpiece to an endpoint in the passivation structure. The planarization stage comprises placing the workpiece against a planarizing medium, and moving the workpiece and/or the planarizing medium relative to each other in a manner that removes portions of the external metal layer and the barrier layer from the passivation structure. As a result, the planarizing procedure electrically isolates remaining portions of the metal layer in the openings formed in the passivation structure to construct self-aligned protective caps over the bond-pads.

[0014] Another embodiment and method for fabricating bump sites on copper bond-pads includes providing a microelectronic workpiece having a plurality of dies that include integrated circuitry and bond-pads electrically coupled to the integrated circuitry. This embodiment further includes constructing a dielectric structure including openings through the dielectric structure. The openings have sidewalls arranged to at least partially expose the bond-pads and shoulders projecting transversely relative to the sidewalls. This embodiment further includes depositing a conductive layer over the dielectric structure and the exposed portions of the bond-pads such that the conductive layer has steps seated with the shoulders in the openings. The upper portions of the conductive layer are removed from the top of the dielectric structure to form self-aligned caps over the copper bond-pads. For example, the upper portions of the conductive layer can be removed from the dielectric structure by placing the workpiece against a planarizing medium, and moving the workpiece and/or the planarizing medium relative to each other. This process can optionally include forming an intermediate layer on the dielectric structure and the exposed portions of the bond-pads before depositing the conductive layer, and then depositing the conductive layer onto the intermediate layer. The intermediate layer, for example, can be (a) a barrier layer that prevents diffusion or migration of material between the bond-pads and the conductive layer,

and/or (b) an adhesive layer that provides good adhesion to the dielectric structure and/or the bond-pads. The conductive layer can be aluminum, nickel or other suitable metals.

[0015] Another embodiment of a method for forming bump sites on copper bond-pads includes providing a microelectronic workpiece having a plurality of dies that include integrated circuitry and copper bond-pads electrically coupled to the integrated circuitry. This method further includes constructing a dielectric structure on the workpiece to have openings arranged in a pattern that at least partially exposes individual bond-pads. This method continues by forming a barrier layer on the dielectric structure and the exposed portions of the bond-pads, depositing an aluminum layer on the barrier layer, and coating the aluminum layer with a sacrificial material. The bump sites are further formed by removing upper portions of the sacrificial material, the aluminum layer, and the barrier layer using a mechanical or chemical-mechanical planarization process. The remaining portions of the sacrificial material can then be removed from the workpiece to expose the portions of the aluminum layer on the copper bond-pads.

[0016] Still another method for fabricating bump sites on bond-pads in accordance with the invention comprises providing a microelectronic workpiece having a plurality of dies that include integrated circuitry and bond-pads electrically coupled to the integrated circuitry. This embodiment further includes constructing a dielectric structure on the workpiece to have openings aligned with corresponding bond-pads and depositing a conductive cap layer over the dielectric structure and the bond-pads. The cap layer has a thickness less than that of the dielectric structure such that the openings in the dielectric structure are not completely filled by the cap layer. This method further includes removing portions of the cap layer from the workpiece without forming a mask over the cap layer to construct caps comprising discrete portions of at least the cap layer. The caps are self-aligned with corresponding copper bond-pads.

[0017] Another aspect of the invention is directed toward microelectronic workpieces that have bump sites over copper bond-pads. One embodiment of such a workpiece, for example, includes a substrate having a plurality of microelectronic dies comprising integrated circuitry and bond-pads electrically coupled to the integrated circuitry. The workpiece further includes (a) a dielectric structure having a

plurality of openings with sidewalls projecting from corresponding bond-pads, and (b) a plurality of caps over corresponding bond-pads. The individual caps include a discrete portion of a conductive cap layer. The caps are electrically isolated from each other and self-aligned with corresponding bond-pads without forming a mask layer over the cap layer. The caps typically have a thickness less than that of the dielectric structure such that the openings in the dielectric structure are not completely filled by the caps.

[0018] Another embodiment of a microelectronic workpiece in accordance with the invention comprises a substrate having a plurality of microelectronic dies including integrated circuitry and bond-pads electrically coupled to the integrated circuitry. This embodiment further includes a dielectric structure on the workpiece and a plurality of conductive caps over the bond-pads. The dielectric structure has a planarized upper surface and a plurality of openings with sidewalls projecting from corresponding copper bond-pads. The individual conductive caps have a conductive layer in the openings. In one embodiment, the caps can include (a) a first layer attached to the bond-pads and the sidewalls of the openings, and (b) a second layer on the first layer. The second layer is typically aluminum or another suitably conductive material. The caps further include a planarized portion extending from the planarized upper surface of the dielectric structure. The workpiece can further include a plurality of external electrical connectors, such as conductive balls or wire-bonds, attached to the caps.

[0019] Another embodiment of a microelectronic workpiece in accordance with the invention includes a substrate having a plurality of microelectronic dies including integrated circuitry and copper bond-pads electrically coupled to the integrated circuitry. This embodiment further includes a dielectric structure on the workpiece and a plurality of conductive caps electrically isolated from each other and positioned over corresponding bond-pads. The dielectric structure in this embodiment includes a first dielectric layer on the workpiece, a second dielectric layer on the first dielectric layer, and a third dielectric layer on the second dielectric layer. The dielectric structure can further include a plurality of openings with sidewalls that are aligned with corresponding copper bond-pads. The individual openings have a lateral shoulder between the second and third dielectric layers or at another suitable location along the sidewalls. The conductive caps are positioned in

corresponding openings over the bond-pads, and individual caps have a step engaged with a shoulder of a corresponding opening.

[0020] Several embodiments of the invention are described in the following sections with reference to copper bond-pads on a semiconductor device, but the methods and structures described below can be used for other types of microelectronic devices. The bond-pads, moreover, are not limited to copper bond-pads, but alternatively may be silver, gold or other suitable materials. Furthermore, other embodiments of the invention can have different configurations or components than those described herein. Several embodiments of the invention, therefore, may have additional elements or may not have some of the elements described below with reference to Figures 3-5C.

2. Embodiments of Self-Aligned Caps on Copper Bond-Pads

[0021] Figure 3 is a cross-sectional view illustrating a portion of a microelectronic workpiece 300 including a plurality of protective caps on bond-pads to provide contact sites for solder balls, wire-bonds, metallization of redistribution layers, or other externally exposed conductive connectors. The microelectronic workpiece 300 includes a substrate 310 having a plurality of dies 320 formed in and/or on the substrate 310. The dies 320 include integrated circuitry 330 and bond-pads 340 electrically coupled to the integrated circuitry 330. The bond-pads 340 are typically copper pads, but the bond-pads 340 can be silver pads, gold pads, or other suitably conductive pads. The workpiece 300 further includes a dielectric structure 350 having a plurality of openings 352 arranged in a pattern over the bond-pads 340. The openings 352, more specifically, are configured to expose at least a portion of individual bond-pads 340 that are to be coupled to an external device. The workpiece further includes a plurality of caps 360 that cover the bond-pads 340 and are attached to sidewalls of the openings 352. As explained in more detail below, the caps 360 are self-aligned with corresponding bond-pads 340 such that a separate mask is not used to electrically isolate the caps 360 in the openings 352. Compared to the conventional structures illustrated in Figures 1 and 2, the caps 360 are expected to (a) be much less expensive to fabricate, and (b) provide better protection against oxygen and moisture.

[0022] Figures 4A-4D are cross-sectional views illustrating the workpiece 300 at sequential stages of a process for fabricating one embodiment of the caps 360 shown in Figure 3. Like reference numbers refer to like components in Figures 3-4D. Figure 4A illustrates an early stage of this process in which the dielectric structure 350 has been deposited onto the substrate 310, but the bond-pad 340 has not yet been exposed through the dielectric structure 350. In this embodiment, the dielectric structure 350 includes a first dielectric layer 410, a second dielectric layer 412 on the first dielectric layer 410, and a third dielectric layer 414 on the second dielectric layer 412. The first dielectric layer 410 can be silicon dioxide and the second dielectric layer 412 can be silicon nitride. The first and second dielectric layers 410 and 412 can have a combined thickness of approximately 0.5 μ m to 4 μ m, and these layers typically have a total thickness of approximately 1 μ m to 1.5 μ m. The third dielectric layer 414 can be a polymer or other suitable dielectric material for forming a permanent mask on the second dielectric layer 412. The third dielectric layer 414, for example, can be a photo-active material deposited to a thickness of approximately 2-10 microns. One specific embodiment of the third dielectric layer 414 is a 4 micron thick layer of polybenzoxazole (PBO). As explained in more detail below, the third dielectric layer 414 is configured to inhibit dishing over the bond-pad 340 in a subsequent planarization procedure. The third dielectric layer 414, more specifically, is sufficiently thick to protect the bond-pad 340 and any metal layers over the bond-pad 340 from excessive erosion during a subsequent chemical-mechanical planarization stage. The workpiece 300 can further include a diffusion barrier 415 between the copper bond-pad 340 and the dielectric structure 350 to prevent copper from diffusing into the dielectric structure 350. In one embodiment, the diffusion barrier 415 is a 300 \AA thick layer of silicon carbide. The dielectric layers 410, 412, 414 and 415 can all be deposited using suitable chemical vapor deposition, sputtering, or other known processes for depositing these materials.

[0023] Figure 4B illustrates a subsequent stage of the method in which an opening 352 has been formed through the dielectric structure 350 to expose a portion of the bond-pad 340. The opening 352 has a sidewall 420 and a shoulder 422 along the sidewall 420. The shoulder 422 can be a lateral notch or rim extending transversely with respect to the sidewall 420. The opening 352, for example, generally has a cross-sectional dimension parallel to the top surface of the

bond-pad 340 of approximately 20 μm to 120 μm , and more generally 40 μm to 100 μm . In one embodiment, the third dielectric layer 414 is composed of PBO and the opening 352 is formed by exposing and developing the PBO to create a mask having a hole aligned with the bond-pad 340. The portions of the second dielectric layer 412, first dielectric layer 410 and the diffusion barrier 415 over the bond-pad 340 are then etched to expose the upper surface of the bond-pad 340. After etching the opening 352, the workpiece 300 is cleaned using a light plasma clean-up. The plasma clean-up also erodes the third dielectric layer 414 to further form the shoulder 422 at the interface between the second dielectric layer 412 and the third dielectric layer 414.

[0024] Figure 4C illustrates the workpiece 300 at a subsequent stage after which conductive materials for the cap have been deposited onto the workpiece. In one embodiment, the workpiece 300 includes a first conductive layer 430 deposited onto the dielectric structure 350 and the bond-pad 340, and a second conductive layer 440 deposited onto the first conductive layer 430. The first conductive layer 430, for example, can be an optional intermediate layer that provides (a) a barrier to prevent migration or diffusion of materials between the bond-pad 340 and the second conductive layer 440, and/ or (b) adheres well to dielectric structure 350 and the bond-pads 340. In the case of copper bond-pads, the first conductive layer 430 is typically a barrier/adhesion layer having a thickness of approximately 300 \AA to 500 \AA , and the second conductive layer 440 is typically a metal layer having a thickness of approximately 5,000 \AA to 30,000 \AA . The first conductive layer 430 can be composed of Ta, TaN, TiN, WN_x, or other suitable materials that prevent copper from diffusing into the dielectric structure 350 and/or the second conductive layer 440. The second conductive layer 440 can be an aluminum layer having a thickness of approximately 8,000 \AA to 20,000 \AA . The second conductive layer 440 can alternatively be nickel or another suitable metal. In the case of a nickel second conductive layer 440, the first conductive layer 430 is not needed because copper does not diffuse into nickel. The first and second conductive layers 430 and 440 conform to the sidewall 420 and the shoulder 422. As a result, the first and second conductive layers 430 and 440 have a step 442 seated with the shoulder 422. The interface between the step 442 and the shoulder 422 provides a strong barrier to block oxygen and moisture from reaching the bond-pad 340. The first and second

conductive layers 430 and 440 also have a combined thickness less than that of the dielectric structure 350 such that these conductive layers do not completely fill the opening 352 in the dielectric structure 350. In one embodiment, the combined thickness of the first and second conductive layers 430 and 440 is approximately 1 μm to 3 μm such that a significant void without conductive material exists in the opening 352 immediately after depositing the conductive layers.

[0025] Figure 4D illustrates the workpiece 300 after a cap 460 has been formed over the bond-pad 340. The cap 460 is an embodiment of one of the caps 360 shown in Figure 3. The cap 460 is formed by planarizing the workpiece 300 to remove the upper portions of the first and second conductive layers 430 and 440 from the top surface of the third dielectric layer 414. The workpiece 300 can be planarized by placing the workpiece 300 against a planarizing medium (not shown), and moving the workpiece and/or the planarizing medium relative to each other. The planarization process removes the upper portions of the first and second conductive layers 430 and 440 from the top surface of the third dielectric layer 414 without excessively eroding the portion of the first and second conductive layers 430 and 440 over the bond-pad 340. The third dielectric layer 414 protects the portion of the first and second conductive layers 430 and 440 over the bond-pad 340 because the relatively large thickness of the third dielectric layer 414 prevents the polishing pad from projecting into the opening to the extent that it causes unacceptable "dishing" in the second conductive layer 440. Although no dishing is shown in the portion of the second conductive layer 440 over the bond-pad 340, some dishing may be acceptable. As shown in Figure 4D, the third dielectric layer 414 has a planarized upper surface 450 and the cap 460 has a planarized portion 462 that is an extension of the planarized upper surface 450. The planarizing process electrically isolates the cap 460 on the bond-pad 340 without having to form a second mask over the second conductive layer 440. The cap 460, therefore, is self-aligned with the bond-pad 340.

[0026] One aspect of the cap 460 illustrated in Figure 4D is it is expected to be less expensive to produce than the cap 40 illustrated and described above with reference to Figure 1. The cap 460 is manufactured using only a single mask to form the openings 352 through the dielectric structure 350. The caps 460 are self-aligned with the bond-pads 340 because the planarizing procedure described with

reference to Figure 4D removes the upper portions of the first and second conductive layers 430 and 440 from the top surface of the dielectric structure 350 without using a second mask. In contrast to the cap 460 illustrated in Figure 4D, the cap 40 illustrated in Figure 1 requires a first mask to form the opening through the dielectric layers and a second mask to pattern the resist 50. Moreover, the cap 40 illustrated in Figure 1 requires an expensive reactive ion etch to remove the exposed portions of the conductive layers, and the resist 50 must be stripped from the cap 40. The single planarizing process used to form the cap 460 is much less expensive than forming a second mask on the workpiece, etching the metal layers using a reactive ion etch, and cleaning the resist. Therefore, the cap 460 illustrated in Figure 4D is expected to be cost effective to produce.

[0027] The embodiment of the cap 460 illustrated in Figure 4D is further expected to provide exceptionally good protection of the copper bond-pad 40. First, the first conductive layer 430 bonds or otherwise adheres to the sidewall 420, and the second conductive layer 440 bonds to the first conductive layer 430. Second, the length of the interface between the cap 460 and the dielectric structure 350 is relatively long. As a result, oxygen and moisture are less likely to reach the surface of the copper bond-pad 340. Third, the interface between the shoulder 422 and the step 442 further inhibits air and moisture from reaching the copper bond-pad 340. The second conductive layer 440 typically has a higher coefficient of thermal expansion than the dielectric structure 350. As a result, when the second conductive layer 440 cools after it has been deposited, it contracts inwardly and downwardly to a greater extent than the dielectric structure 350 contracts such that the step 442 presses downward against the shoulder 422. The second conductive layer 440 effectively forms a seal between the step 442 and the shoulder 422 to further inhibit oxygen, moisture or other contaminants from reaching the bond-pad 340.

[0028] Another aspect of the cap 460 is that the dielectric structure enables the use of chemical-mechanical planarization to remove the upper portions of the first and second conductive layers 430 and 440 without a mask. Before the present invention, chemical-mechanical planarization was not thought to be a viable option for removing the upper portions of the first and second conductive layers 430 and 440 because the polishing pad would project into the openings and cause dishing in

the caps. The embodiment of the process illustrated in Figures 4A-4D enables the use of chemical-mechanical planarization by configuring the dielectric structure 350 to prevent or at least mitigate dishing of the second conductive layer 440 in the region over the bond-pad 340. For example, one particular embodiment of the procedure illustrated in Figures 4A-4D forms the third dielectric layer 414 to a thickness of approximately 4 microns so that the planarizing pad does not "dish" into the second conductive layer 440 to an unacceptable extent before the upper portions of the first and second conductive layers 430 and 440 have been removed from the third dielectric layer 414.

[0029] Figures 5A-5C illustrate a method for forming a cap defining another embodiment of one of the caps 360 illustrated in Figure 3. Like reference numbers refer to like components in Figures 3-5C. Figure 5A illustrates an early stage of this embodiment in which the workpiece 300 has a dielectric structure 505 including a first dielectric layer 510 and a second dielectric layer 512. The first dielectric layer 510 can be silicon dioxide, and the second dielectric layer 512 can be silicon nitride. The workpiece 300 can further include a barrier layer 513 between the copper bond-pad 340 and the dielectric structure 505 to prevent copper from diffusing into the dielectric structure 505. The dielectric 505 further includes an opening 352 having a sidewall 520 projecting from the bond-pad 340. The first and second dielectric layers 510 and 512 can be deposited onto the substrate 310, and then the opening 352 can be etched through the first and second dielectric layers 510 and 512 using a mask. The mask is then stripped from the workpiece 300.

[0030] Figure 5B illustrates the workpiece 300 at a subsequent stage of the method. At this stage, the workpiece includes a first conductive layer 530 deposited onto the second dielectric layer 512 and the bond-pad 340. The workpiece further includes a second conductive layer 540 deposited onto the first conductive layer 530, and a sacrificial material 550 deposited onto the second conductive layer 540. The first conductive layer 530 can be a barrier layer, the second conductive layer 540 can be aluminum or another suitable metal, and the sacrificial material 550 can be a resist. The structure and compositions of the first and second conductive layers 530 and 540 can be the same as the first and second conductive layers 430 and 440 described above with reference to Figures 4A-D.

[0031] Figure 5C illustrates the workpiece 300 after the upper portions of the first and second conductive layers 530 and 540 have been removed using a planarization process to form a cap 560 over the bond-pad 340. In this embodiment, the upper portions of the first and second conductive layers 530 and 540 are removed from the workpiece 300 by pressing the workpiece 300 against a planarizing medium, and moving the workpiece and/or the planarizing medium relative to each other in a chemical-mechanical planarization process. As a result, the second dielectric layer 512 has a planarized surface 515 and the cap 560 has a planarized portion 562.

[0032] From the foregoing, it will be appreciated that specific embodiments of the invention have been described herein for purposes of illustration, but that various modifications may be made without deviating from the spirit and scope of the invention. For example, the planarizing processes described above with reference to Figures 4D and 5C can be purely a mechanical process or a chemical-mechanical process. The bond-pads, conductive layers and dielectric layers, moreover, can be composed of different materials and/or have different thicknesses than those described above. Additionally, a redistribution structure can be fabricated on top of the dielectric structure and caps such that the metallization in the redistribution structures is electrically coupled to the caps over the bond-pads. Accordingly, the invention is not limited except as by the appended claims.

CLAIMS

I/We claim:

1. A method of forming bump sites on bond-pads in the manufacturing of microelectronic devices, comprising:
 - providing a microelectronic workpiece having a plurality of dies, wherein individual dies include integrated circuitry and bond-pads electrically coupled to the integrated circuitry;
 - forming a passivation structure on the workpiece;
 - creating openings in the passivation structure to at least partially expose the bond-pads;
 - depositing an external metal layer over the passivation structure and the bond-pads; and
 - planarizing the workpiece by placing the workpiece against a planarizing medium and moving the workpiece and/or the planarizing medium relative to each other in a manner that removes portions of the external metal layer from the passivation structure.
2. The method of claim 1 wherein depositing the metal layer comprises depositing the metal layer to a thickness less than a thickness of the passivation structure such that the metal layer does not completely fill the openings in the passivation structure before planarizing the workpiece.
3. The method of claim 1, further comprising forming an intermediate layer on the passivation and the bond-pad before depositing the external metal layer.
4. The method of claim 1 wherein the bond-pads are copper and the intermediate layer is a barrier layer that inhibits copper from diffusing into the external metal layer.

5. The method of claim 1 wherein the bond-pads comprise copper and the method further comprises depositing an intermediate layer onto the bond-pads and the passivation structure, and wherein:

forming a passivation structure comprises depositing a first dielectric over the workpiece, a second dielectric layer onto the first dielectric layer, and a photo-active third dielectric layer onto the second dielectric layer;

creating openings in the passivation structure comprises developing the photo-active third dielectric layer to have holes aligned with the bond-pads, etching through the first and second dielectric layers to form openings having sidewalls projecting from corresponding bond-pads, and forming shoulders in the openings that extend transversely to the sidewalls;

depositing an external metal layer comprises depositing an aluminum layer onto the intermediate layer; and

planarizing the workpiece comprises chemical-mechanical planarization of portions of the barrier layer and the external metal layer from a top surface of the third dielectric layer to leave self-aligned caps over the bond-pads.

6. The method of claim 5 wherein the third dielectric layer comprises PBO.

7. The method of claim 5 wherein the intermediate layer is a barrier layer comprising tantalum, titanium and/or tungsten.

8. The method of claim 1 wherein the method further comprises depositing a diffusion barrier material onto the bond-pads and sidewalls of the openings before depositing the external metal layer, depositing a sacrificial material onto the metal layer before planarizing the workpiece, and stripping remaining portions of the sacrificial material after planarizing the workpiece, and wherein:

forming a passivation structure comprises depositing a first dielectric over the workpiece and a second dielectric layer onto the first dielectric layer;

creating openings in the passivation structure comprises forming a mask over the second dielectric layer, etching the first and second dielectric layers to form the openings over the bond-pads, and removing the mask;

depositing an external metal layer comprises depositing an aluminum layer onto the barrier material; and

planarizing the workpiece comprises chemical-mechanical planarization of portions of the barrier material and the external metal layer from a top surface of the second dielectric layer to leave self-aligned caps over the bond-pads before stripping the remaining portions of sacrificial material from the workpiece.

9. The method of claim 1 wherein the passivation structure has a first dielectric layer over the workpiece, a second dielectric layer on the first dielectric layer, and a third dielectric layer composed of a photo-active material on the second dielectric layer, and wherein creating openings in the passivation structure comprises developing the photo-active third dielectric layer to have holes aligned with the bond-pads and etching through the first and second dielectric layers to form openings having sidewalls that extend through the first, second and third dielectric layers and project from corresponding bond-pads.

10. The method of claim 9 wherein creating the openings further comprises forming shoulders in the openings that extend transversely to the sidewalls.

11. The method of claim 1 wherein forming the passivation structure comprises depositing a lower dielectric layer over the workpiece, fabricating an upper dielectric layer over the lower dielectric layer, and forming the openings through the lower and upper dielectric layers, wherein the upper dielectric layer has a thickness configured to prevent dishing into portions of the barrier layer over the bond-pads during the planarizing stage.

12. The method of claim 11 wherein the third dielectric layer has a thickness of approximately 4 μm .

13. The method of claim 1 wherein forming the passivation structure comprises depositing a first dielectric layer over the workpiece, depositing a second dielectric layer onto the first dielectric layer, depositing a photo-active third dielectric layer of PBO onto the second dielectric layer, developing the third dielectric layer to have holes aligned with the bond-pads, and etching through the first and second dielectric layers to form the openings, wherein the openings have sidewalls extending through the first, second and third dielectric layers and projecting from the bond-pads.

14. The method of claim 13 wherein the third dielectric layer of PBO has a thickness of approximately 4 μm .

15. A method of forming bump sites on bond-pads in the manufacturing of microelectronic devices, comprising:

providing a microelectronic workpiece having a plurality of dies, wherein individual dies include integrated circuitry and bond-pads electrically coupled to the integrated circuitry;

constructing a dielectric structure such that the dielectric structure has openings aligned with corresponding bond-pads and the openings have (a) sidewalls arranged to at least partially expose the bond-pads and (b) shoulders projecting transversely relative to the sidewalls;

depositing a metal layer over the dielectric structure and the bond-pads, wherein metal layer has steps seated with the shoulders in the openings; and

removing portions of the metal layer from upper portions of the dielectric structure to form self-aligned caps over the bond-pads by placing the workpiece against a planarizing medium and moving the workpiece and/or the planarizing medium relative to each other.

16. The method of claim 15 wherein constructing a dielectric structure comprises forming a passivation structure by depositing a first dielectric layer over the workpiece, depositing a second dielectric layer onto the first dielectric layer, depositing a photo-active third dielectric layer onto the second dielectric layer, developing the third dielectric layer to have holes aligned with the bond-pads, and etching through the first and second dielectric layers to form the openings, wherein the sidewalls of the openings extend through the first, second and third dielectric layers and project from the bond-pads.

17. The method of claim 16, further comprising forming the shoulders by eroding the third dielectric layer such that an upper surface of the second dielectric layer projects laterally inward into the openings beyond a lower surface of the third dielectric layer.

18. The method of claim 16 wherein the third dielectric layer comprises PBO.

19. The method of claim 16 wherein the third dielectric layer has a thickness configured to prevent dishing through the portions of the aluminum layer over the bond-pads during the planarization stage.

20. The method of claim 15, further comprising (a) depositing an intermediate layer onto the dielectric structure before depositing the metal layer, and (b) removing portions of both the metal layer and the intermediate layer from the upper portions of the dielectric structure by planarizing the workpiece to form the

self-aligned caps having a discrete portion of the barrier layer and a discrete portion of the metal layer.

21. The method of claim 20 wherein the bond-pads comprise copper, silver and/or gold.

22. A method of forming bump sites on copper bond-pads in the manufacturing of microelectronic devices, comprising:

providing a microelectronic workpiece having a plurality of dies, wherein individual dies include integrated circuitry and copper bond-pads electrically coupled to the integrated circuitry;

constructing a dielectric structure on the workpiece such that the dielectric structure has openings arranged to at least partially expose individual copper bond-pads;

forming a barrier layer on the dielectric structure and the exposed portions of the bond-pads;

depositing an aluminum layer onto the barrier layer;

coating the aluminum layer with a sacrificial material;

removing portions of the sacrificial material, the aluminum layer, and the barrier layer from upper portions of the dielectric structure by placing the workpiece against a planarizing medium and moving the workpiece and/or the planarizing medium relative to each other; and

removing remaining portions of the sacrificial material from the workpiece.

23. A method of forming bump sites on bond-pads in the manufacturing of microelectronic devices, comprising:

providing a microelectronic workpiece having a plurality of dies, wherein individual dies include integrated circuitry and bond-pads electrically coupled to the integrated circuitry;

constructing a dielectric structure on the workpiece such that the dielectric structure has openings aligned with corresponding bond-pads;

depositing a conductive cap layer over the dielectric structure and the bond-pads;

removing portions of the cap layer from the workpiece without forming a mask over the cap layer to form caps comprising discrete portions of the cap layer that are self-aligned with corresponding copper bond-pads.

24. The method of claim 23 wherein constructing a dielectric structure comprises forming a passivation structure by depositing a first dielectric layer over the workpiece, depositing a second dielectric layer onto the first dielectric layer, depositing a photo-active third dielectric layer onto the second dielectric layer, developing the third dielectric layer to have holes aligned with the bond-pads, and etching through the first and second dielectric layers to form the openings, wherein the openings have sidewalls that extend through the first, second and third dielectric layers and project from the bond-pads.

25. The method of claim 24, further comprising forming shoulders in the openings by eroding the third dielectric layer such that an upper surface of the second dielectric layer projects laterally inward into the openings beyond a lower surface of the third dielectric layer.

26. The method of claim 24 wherein removing the portions of the cap layer without forming a mask comprises planarizing the workpiece using a chemical-mechanical planarization process.

27. The method of claim 23, further comprising forming a conductive barrier layer over the dielectric structure by depositing a diffusion barrier material onto the bond-pads and the sidewalls of the openings, and wherein:

constructing a dielectric structure comprises forming a passivation structure by depositing a first dielectric layer over the workpiece,

depositing a second dielectric layer onto the first dielectric layer, depositing a photo-active third dielectric layer onto the second dielectric layer, and creating the openings through the passivation structure by developing the photo-active third dielectric layer to have holes aligned with the bond-pads, etching through the first and second dielectric layers to form the openings such that the opening have (a) sidewalls projecting from corresponding bond-pads and (b) shoulders extending transversely to the sidewalls; depositing a cap layer comprises depositing an aluminum layer onto the diffusion barrier material, wherein the aluminum layer and the diffusion barrier material have steps seated with the shoulders in the openings; and removing the portions of the cap layer and the barrier layer without forming a mask comprises chemical-mechanical planarization of portions of the aluminum layer and the diffusion barrier material from a top surface of the third dielectric layer to leave self-aligned caps over the bond-pads.

28. The method of claim 23 wherein the method further comprises forming a conductive barrier layer over the dielectric structure by depositing a diffusion barrier material onto the bond-pads and the sidewalls of the openings, depositing a sacrificial material onto the cap layer before planarizing the workpiece, and stripping remaining portions of the sacrificial material after planarizing the workpiece, and wherein:

constructing a dielectric structure comprises forming a passivation structure by depositing a first dielectric over the workpiece, depositing a second dielectric layer onto the first dielectric layer, and creating the openings through the passivation structure by etching through the first and second dielectric layers to form the openings such that the openings have sidewalls projecting from corresponding bond-pads;

depositing a cap layer comprises depositing an aluminum layer onto the diffusion barrier material; and

removing the portions of the cap layer and the barrier layer without forming a mask comprises chemical-mechanical planarization of portions of the aluminum layer and the diffusion barrier material from a top surface of the second dielectric layer to leave self-aligned caps over the bond-pads before stripping the remaining portions of sacrificial material from the workpiece.

29. A microelectronic workpiece, comprising:

a substrate having a plurality of microelectronic dies comprising integrated circuitry and bond-pads electrically coupled to the integrated circuitry;

a dielectric structure having a plurality openings with sidewalls projecting from corresponding bond-pads; and

a plurality of caps including discrete portions of a conductive cap layer over the bond-pads, wherein the caps are electrically isolated from each other and self-aligned with corresponding bond-pads without forming a mask layer over the cap layer.

30. The microelectronic workpiece of claim 29 wherein the dielectric structure comprises a first dielectric layer comprising silicon dioxide, a second dielectric layer comprising silicon nitride, and a third dielectric layer comprising PBO.

31. The microelectronic workpiece of claim 29 wherein the dielectric structure has a first dielectric layer over the workpiece, a second dielectric layer on the first dielectric layer, and a third dielectric layer on the second dielectric layer.

32. The microelectronic workpiece of claim 31 wherein the third dielectric layer has a thickness of approximately 2 μm to 10 μm and the caps have a thickness less than the dielectric structure.

33. The microelectronic workpiece of claim 31 wherein the third dielectric layer comprises a layer of PBO having a thickness of approximately 4 μm .

34. The microelectronic workpiece of claim 29 wherein the openings further comprise shoulders along the sidewalls that extend transversely to the sidewalls.

35. The microelectronic workpiece of claim 34 wherein:
the dielectric structure has a first dielectric layer over the workpiece, a second dielectric layer on the first dielectric layer, and a third dielectric layer on the second dielectric layer; and
the shoulders comprise exposed portions of an upper surface of the second dielectric layer that project laterally inward into the openings beyond a lower surface of the third dielectric layer.

36. The microelectronic workpiece of claim 29 wherein the dielectric structure comprises a first dielectric layer over the workpiece and a second dielectric on the first dielectric layer, and wherein the second dielectric layer has a top surface exposed between the caps.

37. The microelectronic workpiece of claim 29, further comprising an intermediate layer between the cap layer and the bond-pads.

38. The microelectronic workpiece of claim 29 wherein the bond-pads comprise copper, silver and/or gold.

39. The microelectronic workpiece of claim 29 wherein the dielectric structure has a planarized top surface and the caps have planarized portions extending from the planarized top surface.

40. A microelectronic workpiece, comprising:
a substrate having a plurality of microelectronic dies comprising integrated circuitry and bond-pads electrically coupled to the integrated circuitry;

a dielectric structure on the workpiece, the dielectric structure having a planarized upper surface and a plurality of openings with sidewalls projecting from corresponding bond-pads; and
a plurality conductive caps over the bond-pads, wherein individual caps have a planarized portion extending from the planarized upper surface of the dielectric structure and a thickness less than that of the dielectric structure.

41. The microelectronic workpiece of claim 40 wherein the caps comprise a first conductive layer that prevents diffusion of copper and a second conductive layer.

42. The microelectronic workpiece of claim 41 wherein the second conductive layer comprises aluminum.

43. The microelectronic workpiece of claim 40 wherein the dielectric structure comprises a first dielectric layer comprising silicon dioxide, a second dielectric layer comprising silicon nitride, and a third dielectric layer comprising PBO.

44. The microelectronic workpiece of claim 40 wherein the dielectric structure has a first dielectric layer over the workpiece, a second dielectric layer on the first dielectric layer, and a third dielectric layer on the second dielectric layer.

45. The microelectronic workpiece of claim 44 wherein the third dielectric layer has a thickness of approximately 2 μm to 10 μm .

46. The microelectronic workpiece of claim 44 wherein the third dielectric layer comprises a layer of PBO having a thickness of approximately 4 μm .

47. The microelectronic workpiece of claim 44 wherein the openings further comprise shoulders along the sidewalls that extend transversely to the sidewalls.

48. The microelectronic workpiece of claim 47 wherein:
the dielectric structure has a first dielectric layer over the workpiece, a second dielectric layer on the first dielectric layer, and a third dielectric layer on the second dielectric layer; and
the shoulders comprise exposed portions of an upper surface of the second dielectric layer that project laterally inward into the openings beyond a lower surface of the third dielectric layer.

49. The microelectronic workpiece of claim 40 wherein the dielectric structure comprises a first dielectric layer over the workpiece and a second dielectric on the first dielectric layer, and wherein the second dielectric layer has a top surface exposed between the caps.

50. A microelectronic workpiece, comprising:
a substrate having a plurality of microelectronic dies comprising integrated circuitry and bond-pads electrically coupled to the integrated circuitry;
a dielectric structure on the workpiece, the dielectric structure having a first dielectric layer on the workpiece, a second dielectric layer on the first dielectric layer, a third dielectric layer on the second dielectric layer, and a plurality of openings having sidewalls through the dielectric structure aligned corresponding bond-pads, wherein individual openings have a lateral shoulder between the second and third dielectric layers; and
a plurality of conductive caps electrically isolated from each other and positioned in corresponding openings over the bond-pads, wherein individual caps have a step seated with a shoulder of a corresponding opening.

51. The microelectronic workpiece of claim 50 wherein the first dielectric layer comprises silicon dioxide, the second dielectric layer comprises silicon nitride, and the third dielectric layer comprises PBO.

52. The microelectronic workpiece of claim 50 wherein the third dielectric layer has a thickness of approximately 2 μm to 10 μm .

53. The microelectronic workpiece of claim 50 wherein the third dielectric layer comprises a layer of PBO having a thickness of approximately 4 μm .

54. The microelectronic workpiece of claim 50 wherein the shoulders comprise exposed portions of an upper surface of the second dielectric layer that project laterally inward into the openings beyond a lower surface of the third dielectric layer.

55. The microelectronic workpiece of claim 50 wherein:
the first dielectric layer comprises silicon dioxide, the second dielectric layer comprise silicon nitride, and the third dielectric layer comprises a layer of PBO having a thickness of approximately 4 μm ;
the shoulder comprise exposed portions of an upper surface of the second dielectric layer that project laterally inward into the openings beyond a lower surface of the third dielectric layer; and
individual caps comprises a barrier material and an aluminum cover on the barrier material.

56. A microelectronic workpiece, comprising:
a substrate having a plurality of microelectronic dies comprising integrated circuitry and bond-pads electrically coupled to the integrated circuitry;
a dielectric structure on the workpiece, the dielectric structure having a planarized upper surface and a plurality of openings with sidewalls projecting from corresponding bond-pads;
a plurality conductive caps over the bond-pads, wherein individual caps have a planarized portion extending from the planarized upper surface of the dielectric structure; and

an externally exposed electrically conductive connectors attached to the caps.

57. A microelectronic workpiece, comprising:

a substrate having a plurality of microelectronic dies comprising integrated circuitry and bond-pads electrically coupled to the integrated circuitry;

a dielectric structure on the workpiece, the dielectric structure having a planarized upper surface and a plurality of openings with sidewalls projecting from corresponding bond-pads, wherein the dielectric structure has a thickness of approximately 4 μm to 10 μm and the openings have a cross-sectional dimension of approximately 20 μm to 120 μm ; and

a plurality conductive caps over the bond-pads, wherein individual caps have a planarized portion extending from the planarized upper surface of the dielectric structure and a thickness less than that of the dielectric structure such that the openings are not completely filled by the conductive caps.

58. The microelectronic workpiece of claim 57, further comprising externally exposed electrical connectors electrically coupled to the bond-pads.

59. The microelectronic workpiece of claim 57 wherein the bond-pads comprise copper, silver and/or gold.

1/5




Fig. 1
(Prior Art)




Fig. 2
(Prior Art)




Fig. 3

3/5




Fig. 4A




Fig. 4B

4/5




Fig. 4C




Fig. 4D




Fig. 5A




Fig. 5B




Fig. 5C

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2006/000881

A. CLASSIFICATION OF SUBJECT MATTER
INV. H01L21/60 H01L23/485

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 736 456 A (AKRAM ET AL) 7 April 1998 (1998-04-07)	1-3, 23, 29, 37, 39-41, 49, 56
Y	the whole document	4-22, 24-28, 30-38, 42-48, 57-59
X	US 6 451 681 B1 (GREER STUART E) 17 September 2002 (2002-09-17)	50-54
Y	columns 3-5; figures 5,6	4-22, 24-28, 30-38, 42-48
		-/-

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

15 May 2006

Date of mailing of the international search report

22/05/2006

Name and mailing address of the ISA/
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Ploner, G

INTERNATIONAL SEARCH REPORT

International application No PCT/US2006/000881

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2004/157450 A1 (BOJKOV CHRISTO P ET AL) 12 August 2004 (2004-08-12) the whole document	50-52, 54
Y		9-22, 24-26, 30-36, 43-48, 57-59
X	EP 0 949 672 A (TEXAS INSTRUMENTS INCORPORATED) 13 October 1999 (1999-10-13) the whole document	1-4, 11, 23, 29, 31, 36-42, 44, 49, 56
A	US 2002/086533 A1 (JANG SYUN-MING ET AL) 4 July 2002 (2002-07-04) paragraphs [0032] - [0035]; figures 11-13	1-59
A	US 2001/008311 A1 (HARADA SHIGERU ET AL) 19 July 2001 (2001-07-19) paragraphs [0104] - [0119]; figures 2I-2K, 3	1-59
A	US 2002/047218 A1 (LIU SEONG-HO ET AL) 25 April 2002 (2002-04-25) paragraphs [0062] - [0066]; figures 22-24	1-59

INTERNATIONAL SEARCH REPORT

Information on patent family members

 International application No
PCT/US2006/000881

Patent document cited in search report	Publication date	Patent family member(s)			Publication date
US 5736456	A 07-04-1998	US 6124634 A			26-09-2000
		US 6072236 A			06-06-2000
		US 6207548 B1			27-03-2001
US 6451681	B1 17-09-2002	NONE			
US 2004157450	A1 12-08-2004	EP 1321982 A2			25-06-2003
		US 2003116845 A1			26-06-2003
EP 0949672	A 13-10-1999	JP 11330079 A			30-11-1999
		TW 410427 B			01-11-2000
US 2002086533	A1 04-07-2002	US 6423625 B1			23-07-2002
US 2001008311	A1 19-07-2001	CN 1307363 A			08-08-2001
		DE 10101037 A1			26-07-2001
		JP 2001196413 A			19-07-2001
		TW 501262 B			01-09-2002
US 2002047218	A1 25-04-2002	KR 2002031494 A			02-05-2002