Abstract: A multi-block semiconductor device includes a first block and a second block operating in different power regimes from each other. A seal ring is around a periphery of the die, hermetically sealing the first and second blocks. The die has a substrate and an insulating layer, the seal ring being on the insulating layer. The seal ring serves as a power bus for the first block but not the second block. The seal ring and first block are electrically coupled to a first ground node, the first ground node being electrically isolated at a die-level from other ground nodes in the multi-block semiconductor device. In some embodiments, the second block is located in a central area of the die, and a plurality of metal lines electrically connect the seal ring to the first block, the metal lines being evenly spaced around a majority of the periphery of the semiconductor die.

Figure 2A
CONDUCTIVE SEAL RING FOR POWER DISTRIBUTION

BACKGROUND OF THE INVENTION

[001] Radiofrequency (RF) devices that include analog or digital blocks on the same die can suffer from cross talk between the separate blocks via a common ground connection on the die. The cross talk from RF devices can be particularly problematic for sensitive analog and digital circuits when they are located on the same die as the RF, because the RF section handles relatively high power signals with relatively high frequencies. The high frequency of the signals allows them to pass more easily through reactive parasitic paths and disrupt signals in other blocks.

[002] Seal rings are known in the art to provide stress relief and to provide a seal to protect electrical components from environmental damage. Seal rings have also been used to address the problem of cross talk, which is a known phenomenon in integrated circuit design. For example, some seal rings in the art have been configured to be discontinuous to reduce noise coupling between digital circuits and RF circuits on an integrated circuit chip. In other examples, the seal ring is coupled to a ground potential to dissipate noise signals to ground, where the circuit components are coupled to the seal ring. Further approaches to limit the effect of cross talk include increasing the size of a layout or rearranging circuit blocks to increase the physical distance between separate blocks.

SUMMARY

[003] A multi-block semiconductor device includes a first block and a second block operating in different power regimes from each other. A seal ring is around a periphery of the die, hermetically sealing the first and second blocks. The die has a substrate and an insulating layer, the seal ring being on the insulating layer. The seal ring serves as a power bus for the first block but not the second block. The seal ring and first block are electrically coupled to a first ground node, the first ground node being electrically isolated at a die-level from other ground nodes in the multi-block semiconductor device. In some embodiments, the second block is located in a central area of the die, and a plurality of metal lines electrically connect the seal ring to the first block, the metal lines being evenly spaced around a majority of the periphery of the semiconductor die.
BRIEF DESCRIPTION OF DRAWINGS

[004] FIG. 1A is a plan view of an integrated circuit with a seal ring as known in the art.
[005] FIG. 1B is a cross-sectional view of the seal ring of FIG. 1A.
[006] FIG. 2A shows a plan view of a multi-block die with a seal ring, in one embodiment.
[007] FIG. 2B is a cross-sectional view of the seal ring of FIG. 2A.
[008] FIG. 3 shows a plan view of a multi-block die with a seal ring, in another embodiment.
[009] FIG. 4 is a plan view of a multi-block die with a seal ring, in a further embodiment in which the semiconductor die is packaged in a flip chip package.

DETAILED DESCRIPTION OF THE EMBODIMENTS

[0010] FIGs. 1A-1B show an example of a prior art integrated circuit 100 having a first circuit 110 and a second circuit 120, where, for example, first circuit 110 may be an analog circuit and second circuit 120 may be a digital circuit. The circuits 110 and 120 may also be referred to in this disclosure as blocks. FIG. 1A shows a plan view, while FIG. 1B shows a cross-sectional view of section A-A. In FIG. 1A, a seal ring 130 surrounds the periphery of the integrated circuit 100, and the circuits 110 and 120 are grounded to the seal ring 130 at a chip level through the ground connection 140. The integrated circuit 100 also includes contact metal pads 115 to enable external connections to RF circuit 110, contact metal pads 125 to enable external connections to digital circuit 120, and a power supply terminal 150 for both RF circuit 110 and digital circuit 120.

[0011] FIG. 1B shows a cross-sectional view of the seal ring 130 at section A-A of FIG. 1A. Seal ring 130 is formed on a substrate 160, and includes a metal layer 170, followed by a dielectric layer 180, another metal layer 171, and another dielectric layer 181. A seal ring metal layer 175 is over dielectric layer 181, forming a top metal layer for the seal ring 130. Metal layers 170, 171 and 175 are electrically connected by vias 190 through the dielectric layers 180 and 181. Note that although only two metal layers 170 and 171 and two dielectric layers 180 and 181 are shown between substrate 160 and seal ring metal layer 175 for clarity, additional layers may be present as needed for forming the circuit layers of first circuit 110 and second circuit 120. The seal ring 130 is grounded through ground terminal 140 of integrated circuit 100. It can
be grounded via the introduction of a chemical to the surface of substrate 160 below the metal layer 170, such as a metal used to form a silicide with the substrate 160. In certain approaches, metal layer 170 will be grounded to the substrate 160 through another layer of vias that pierce through a layer of passivation or dielectric formed on the surface of the substrate 160.

[0012] FIG. 2A shows a plan view of a multi-block semiconductor device in an embodiment of the present disclosure. An integrated circuit 200 has two blocks, which shall be described as an RF circuit 210 and a digital circuit 220 in this embodiment. In other embodiments, one block could be operating in an RF regime and multiple other blocks could be analog and/or digital circuitry associated with that RF circuitry. In more general terms, the multi-block semiconductor device 200 has a first block 210 and a second block 220 operating in different power regimes from each other. In FIG. 2A, integrated circuit 200 also includes a seal ring 230, ground terminals 240 and 241, power supply terminals 250 and 251, contact metal pads 215 and 225, and metal lines 218. Power supply terminal 250 provides the power for RF circuit 210, and contact metal pads 215 enable external connections to RF circuit 210. Power supply terminal 251 provides the power for digital circuit 220, and contact metal pads 225 enable external connections to digital circuit 220.

[0013] The blocks 210 and 220 operate in different power regimes, and each have their own ground nodes. Ground terminal 240 serves as the ground node for RF circuit 210, and ground terminal 241 serves as the ground node for digital circuit 220. Seal ring 230 extends around the periphery of integrated circuit 200, providing a hermetic seal and environmental protection for the device, and also serving as a crack-stop to prevent cracks from spreading through the die and damaging the device. Thus, seal ring 230 hermetically seals the first block 210 and the second block 220. By using the same structure for two purposes, space on the die is saved. Seal ring 230 connects to ground node 240 of RF circuit block 210 in multi-block die 200. The seal ring 230 also serves as a power bus for the RF circuit 210, through metal lines 218 that connect block 210 to the seal ring 230. Digital circuit 220, and any other blocks other than RF circuit 210 in the multi-block die 200, are not electrically connected to the seal ring 230. Thus, the seal ring 230 serves as a power bus for the first block 210 but not for the second block 220. Also, digital circuit 220 is grounded to ground node 241, which is not grounded to seal ring 230. In other words, the blocks within multi-block die 200 do not share a common ground at the chip level. The seal ring 230 and the first block 210 are electrically coupled to first ground node 240, the first ground node 240 being electrically isolated at a die-level from other ground nodes
(e.g., ground node 241) in the multi-block semiconductor device 200. However, the blocks within multi-block semiconductor device 200 will generally share a common ground at the module level. Thus, RF circuit 210 has a separate ground from other blocks on the same die, and noise coupling is reduced.

[0014] FIG. 2B shows a cross-sectional view of the seal ring 230 at section B-B of FIG. 2A. The semiconductor die includes a substrate 260 and an insulating layer 265, where insulating layer 265 may be a dielectric such as BPSG, TEOS, or FOX. The seal ring 230 may include a stack of one or more metal layers. For example, in this embodiment the seal ring 230 includes a metal layer 270 on insulating layer 265, followed by a dielectric layer 280, another metal layer 271, and another dielectric layer 281. A seal ring metal layer 275 is over dielectric layer 281, forming a top metal layer for the seal ring 230. The seal ring 230 may also include one or more vias between the metal layers. For example, in FIG. 2B, metal layers 270, 271 and 275 are electrically connected by vias 290 through the dielectric layers 280 and 281. Note that although only two metal layers 270 and 271 and two dielectric layers 280 and 281 are shown between insulating layer 265 and seal ring metal layer 275 for clarity, additional layers may be present as needed for forming the circuit layers of RF circuit 210 and digital circuit 220. For example, the seal ring 230 can be a stack of all the metal layers and vias in the process used to form the die 200. The seal ring stack could also include a layer of silicon nitride over top metal layer 275 to create a smooth seal for the device. In some embodiments, the silicon nitride could be replaced with any other passivation layer.

[0015] The seal ring 230 is grounded through ground terminal 240 of integrated circuit 200 and through the metal layers 270, 271, and 275 as those layers can generally be provided to contact external terminals such as ground node 240. Since the seal ring 230 is separated from substrate 260 by insulating layer 265, transmission of noise from RF circuit 210 through substrate 260 is reduced.

[0016] The seal ring 230 can also be used to route electrostatic discharge (ESD) currents. The seal ring may be configured to provide electrostatic discharge protection to the first block by providing a path around the chip for ESD currents to flow from one die pin to another. One potential drawback to using separate grounds, such as ground terminals 240 and 241, is that before the die is placed in a module, the device might be more sensitive to ESD events. However, after the die is placed in a module, the seal ring 230 can be used to provide ESD protection.
[0017] As mentioned above, the seal ring 230 also serves as a power bus for the block 210, through metal lines 218. In the embodiment of FIG. 2A, the metal lines 218 are spaced around the portion of the die 200 that encompasses RF circuit 210. In other embodiments, where RF circuit 210 may be configured to span a larger area of the die 200, the metal lines 218 may be spaced around the larger span of the RF circuit 210 to improve power distribution. The cross-sectional width 232 of seal ring 230 can be wider than conventional seal rings known in the art, to increase the conductivity of the seal ring and thereby improve its ability to serve as a power bus. The increased width 232 of the seal ring 230 does not limit its ability to serve as the basis for a hermetic seal, and improves its ability to serve as a crack-stop. The required width 232 for seal ring 230 to serve as a power bus depends on the application. For high frequency, high power applications, such as when the seal ring 230 serves as a power bus for an RF block, the seal ring "bus" can have a width 232 of, for example, 10 microns or wider, such as 16 microns or more, or any width that provides sufficiently low inductance so as not to cause significant radio frequency voltage potential difference between seal ring contact points.

[0018] FIG. 3 shows another embodiment of a semiconductor die 300 having a first circuit 310 and a second circuit 320, where second circuit 320 is centrally located. Die 300 includes a substrate and an insulating layer as described for layers 260 and 265 in FIG. 2B above. First circuit 310 may be an RF circuit, while second circuit 320 may be, for example, an analog or digital circuit. Second circuit 320 is located approximately in a central area of the die, while RF circuit 310 is located around at least a portion of the perimeter of second circuit 320. In more general terms, the semiconductor device 300 has a first block 310 and a second block 320, the first block 310 and the second block 320 operating in different power regimes from each other. In the embodiment of FIG. 3, the second block 320 is located in a central area of the die 300. The first block 310 at least partially surrounds the second block 320 in this embodiment, such that the first block 310 spans at least two sides of the second block 320. In FIG. 3, first circuit 310 forms a U-shape around three edges of second circuit 320. In other embodiments, a centrally-located second circuit may have a first circuit that spans two consecutive edges, or two opposing edges, or surrounds the entire perimeter of the second circuit.

[0019] Seal ring 330 is located around a periphery of the die 300, and hermetically seals the first block 310 and the second block 320. The seal ring 330 is on the insulating layer of the die 300, as described above in relation to FIG. 2B. Die 300 also includes a power supply terminal 350 that supplies power to RF circuit 310. RF circuit 310 is grounded through ground
node 340, while second circuit 320 has a separate ground node 341. The seal ring 330 and the first block 310 are electrically coupled to first ground node 340, the first ground node 340 being electrically isolated at a die-level from other ground nodes (e.g., ground node 341) in the multi-block semiconductor device 300. In some embodiments, the first ground node 340 and the other ground nodes in the multi-block semiconductor device 300 share a common ground at a module level.

[0020] In the embodiment of FIG. 3, seal ring 330 electrically connects to the RF circuit 310 through metal lines 318 that are evenly spaced around a majority of the periphery of the semiconductor die. Thus, seal ring 330 serves as a power bus for the first block 310 but not for the second block 320. Also shown in this embodiment are metal contact pads 315 around the periphery of the semiconductor die 300, where the metal lines 318 are interspersed between the contact metal pads 315. This approach of interdigitating the seal ring’s contact metal lines 318 with the RF contact pads 315 makes for a more compact layout, and also helps in evenly distributing the power to RF circuit 310.

[0021] FIG. 4 shows yet another embodiment using a flip chip package approach. In FIG. 4, an integrated circuit 400 has an RF circuit 410 located at least partially around a second circuit 420 similar the embodiment of FIG. 3, where second circuit 420 is located approximately in the center of the die. Second circuit 420 may be, for example, an analog or digital circuit. The second circuit 420 can be connected to flip-chip bump contact metal 425 located directly over the second circuit 420. RF circuit 410 can likewise be connected to flip-chip bump contact metal 415 directly over the RF circuit 410. A plurality of metal lines 418 are spaced around the periphery of RF circuit 410, which connect RF circuit 410 to seal ring 430. Thus, seal ring 430 serves as a power bus for RF circuit 410 but not for second circuit 420.

[0022] In further embodiments, the analog and digital circuitry may be located elsewhere on the die, such as not in the middle of the die, but within the die seal ring and not connected to the seal ring. In such embodiments, the RF circuit would still connect to the die seal ring such that the seal ring serves as a power bus for the RF block but not the other blocks.

[0023] The seal ring embodiments of the present disclosure can be used for any design that incorporates more than one desired power regime on a single chip. However, it will provide the most benefit when very high isolation is desired between separate grounds in those different regimes. Any design using a transformer or balun on a die would fall under this definition. For
a specific example, wall wart transformer devices or wall wart AC to DC converters would benefit from this invention.

[0024] While the specification has been described in detail with respect to specific embodiments of the invention, it will be appreciated that those skilled in the art, upon attaining an understanding of the foregoing, may readily conceive of alterations to, variations of, and equivalents to these embodiments. These and other modifications and variations to the present invention may be practiced by those of ordinary skill in the art, without departing from the scope of the present invention. Furthermore, those of ordinary skill in the art will appreciate that the foregoing description is by way of example only, and is not intended to limit the invention. Thus, it is intended that the present subject matter covers such modifications and variations.
What is claimed is:

1. A multi-block semiconductor device, comprising:
   a semiconductor die having a first block and a second block, the first block and the second block operating in different power regimes from each other, wherein the die comprises:
   a substrate; and
   an insulating layer; and
   a seal ring on the insulating layer, the seal ring being around a periphery of the die and hermetically sealing the first block and the second block, wherein the seal ring serves as a power bus for the first block but not for the second block;
   wherein the seal ring and the first block are electrically coupled to a first ground node, the first ground node being electrically isolated at a die-level from other ground nodes in the multi-block semiconductor device.

2. The device of claim 1, wherein the first ground node and the other ground nodes in the multi-block semiconductor device share a common ground at a module level.

3. The device of claim 1, wherein the seal ring comprises a stack of one or more metal layers.

4. The device of claim 3, wherein the seal ring comprises a via between the metal layers.

5. The device of claim 1, wherein the seal ring has a cross-sectional width of 10 microns or more.

6. The device of claim 1, wherein the seal ring is configured to provide electrostatic discharge protection to the first block.

7. The device of claim 1, wherein the first block comprises a radio frequency circuit.

8. The device of claim 1, further comprising a plurality of metal lines electrically connecting the seal ring to the first block, the plurality of metal lines being evenly spaced around a majority of the periphery of the semiconductor die.
9. The device of claim 8, further comprising metal contact pads around the periphery of the semiconductor die, wherein the plurality of metal lines are interspersed between the metal contact pads.

10. The device of claim 8, wherein the second block is located in a central area of the die.

11. The device of claim 10, wherein the semiconductor die is packaged in a flip chip package.

12. A multi-block semiconductor device, comprising:
   a semiconductor die having a first block and a second block, the first block and the second block operating in different power regimes from each other, the second block being located in a central area of the die, wherein the die comprises:
   a substrate; and
   an insulating layer;
   a seal ring around a periphery of the die and hermetically sealing the first block and the second block, the seal ring being on the insulating layer, wherein the seal ring serves as a power bus for the first block but not for the second block; and
   a plurality of metal lines electrically connecting the seal ring to the first block, the plurality of metal lines being evenly spaced around a majority of the periphery of the semiconductor die;
   wherein the seal ring and the first block are electrically coupled to a first ground node, the first ground node being electrically isolated at a die-level from other ground nodes in the multi-block semiconductor device.

13. The device of claim 12, wherein the first ground node and the other ground nodes in the multi-block semiconductor device share a common ground at a module level.

14. The device of claim 12, wherein the first block comprises a radio frequency circuit.

15. The device of claim 12, further comprising metal contact pads around the periphery of the semiconductor die, wherein the plurality of metal lines are interspersed between the metal contact pads.
16. The device of claim 12, wherein the semiconductor die is packaged in a flip chip package.

17. The device of claim 12, wherein the first block at least partially surrounds the second block.

18. The device of claim 17, further comprising metal contact pads around the periphery of the semiconductor die, wherein the plurality of metal lines are interspersed between the metal contact pads.

19. The device of claim 17, wherein the semiconductor die is packaged in a flip chip package.

20. The device of claim 19, wherein the first block comprises a radio frequency circuit.
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER
INV. H01L23/58 H01L23/522

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)
EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>US 7 898 056 Bl (KERAMAT MANSOUR [US] ET AL) 1 March 2011 (2011-03-01) col umn 1, line 25 - col umn 2, line 21; figure 1</td>
<td>1-20</td>
</tr>
</tbody>
</table>

[X] Further documents are listed in the continuation of Box C. [X] See patent family annex.

* Special categories of cited documents:
  - "A" document defining the general state of the art which is not considered to be of particular relevance
  - "E" earlier application or patent but published on or after the international filing date
  - "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
  - "O" document referring to an oral disclosure, use, exhibition or other means
  - "P" document published prior to the international filing date but later than the priority date claimed
  - "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
  - "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
  - "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
  - "Z" document member of the same patent family

Date of the actual completion of the international search: 24 November 2016

Date of mailing of the international search report: 01/12/2016

Name and mailing address of the ISA/
European Patent Office, P.B. 5818 Patentlaan 2 NL-2280 HV Rijswijk
Tel. (+31-70) 340-2040; Fax: (+31-70) 340-3016

Authorized officer
Le Gallo, Thomas
<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>US 7 667 302 BI (CHANG TI EN-CHANG [TW] ET AL) 23 February 2010 (2010-02-23)</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>col umn 2, line 19 - col umn 3, line 35; figure 2</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>US 6 879 023 BI (GUTI ERREZ GERMAN [US]) 12 April 2005 (2005-04-12)</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>col umn 3, line 66 - col umn 4, line 61; figure 3</td>
<td></td>
</tr>
<tr>
<td>Patent document cited in search report</td>
<td>Publication date</td>
<td>Patent family member(s)</td>
</tr>
<tr>
<td>----------------------------------------</td>
<td>-----------------</td>
<td>--------------------------</td>
</tr>
<tr>
<td>US 2010314727 A1</td>
<td>16-12-2010</td>
<td>JP 5638205 B2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 2011003570 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2010314727 A1</td>
</tr>
<tr>
<td>US 7898056 B1</td>
<td>01-03-2011</td>
<td>NONE</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2003071280 A1</td>
</tr>
<tr>
<td>US 2005186934 A1</td>
<td>25-08-2005</td>
<td>JP 2005235977 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2005186934 A1</td>
</tr>
<tr>
<td>US 7667302 B1</td>
<td>23-02-2010</td>
<td>CN 101673733 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 201011887 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 7667302 B1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2005146014 A1</td>
</tr>
</tbody>
</table>