



- (51) International Patent Classification:
G11C 13/00 (2006.01) *G11C 11/36* (2006.01)
- (21) International Application Number:
PCT/US2013/056604
- (22) International Filing Date:
26 August 2013 (26.08.2013)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
13/597,917 29 August 2012 (29.08.2012) US
- (71) Applicant: **MICRON TECHNOLOGY, INC.** [US/US];
8000 South Federal Way, MS 525, Boise, ID 83716 (US).
- (72) Inventor: **YIP, Aaron**; 254 Vista de Sierra, Los Gatos, CA 95030 (US).
- (74) Agent: **POLGLAZE, Daniel J.**; Leffert Jay & Polglaze, P.A., P. O. Box 2230, Minneapolis, MN 55402-0230 (US).
- (81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

[Continued on next page]

(54) Title: DIODE SEGMENTATION IN MEMORY

(57) Abstract: Memory devices, memory arrays, and methods of operation of memory arrays with segmentation. Segmentation elements can scale with the memory cells, and may be uni-directional or bi-directional diodes. Biasing lines in the array allow biasing of selected and unselected select devices and segmentation elements with any desired bias, and may use biasing devices of the same construction as the segmentation elements.




FIG. 3



(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

- with international search report (*Art. 21(3)*)
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (*Rule 48.2(h)*)

DIODE SEGMENTATION IN MEMORY

TECHNICAL FIELD

[0001] The present embodiments relate generally to memory and a particular embodiment relates to variable resistance memory devices.

BACKGROUND

[0002] Flash memory devices have developed into a popular source of non-volatile memory for a wide range of electronic applications. Flash memory devices typically use a one-transistor memory cell that allows for high memory densities, high reliability, and low power consumption. Common uses for flash memory include personal computers, flash drives, digital cameras, and cellular telephones. Program code and system data such as a basic input/output system (BIOS) are typically stored in flash memory devices for use in personal computer systems.

[0003] Flash memory density has increased and cost per bit has decreased in recent years. To increase density, memory cell size and proximity to adjacent memory cells have been reduced. This can lead to problems with disturb conditions resulting from interaction between adjacent memory cells. Additionally, flash memory is still relatively slow when compared to other forms of memory (e.g., DRAM).

[0004] Variable resistance memory, such as resistive random access memory (RRAM), is a memory technology that provides a non-volatile memory function in a variable resistance memory cell. For example, a low resistance of the memory cell indicates one state while a high resistance indicates a second state. Examples of such variable resistance memory includes metal oxide, phase change (GST), nano-filament, stiction force, mechanical deformation, polymer, molecular, conductive bridge, and MRAM.

[0005] Figure 1 shows a typical cross point resistive RAM array, with a select device and a programmable element in series forming each cell at an intersection of a pair of access lines, which are referred to herein as bit lines and word lines, but which for the purposes of a RRAM are interchangeable. The select device is a non-ohmic device, such as a diode. A typical core cell size for RRAM cells is $4F^2$. That is, with F as the smallest feature size, the area of an RRAM cell on a die, including any overhead and spacing, is $2F$ by $2F$, or $4F^2$.

[0006] Because of the size of modern arrays, the amount of current from a large amount of cells connected to an access line, and leakage from cells, bit lines and word lines cannot span an entire length and width of a memory. Connected to in this context includes, but is not limited to, being electrically connected to, whether directly or indirectly through an intervening component or components. Therefore, bit line and word line segmentation is used as is shown in Figure 2. For segmenting bit lines or word lines, segmentation transistors such as transistors 202 are used. The segmentation transistors 202 are used to divide the array into smaller sections. It is difficult to fabricate small transistors, and it is difficult to tightly pack transistors. Further, as cells continue to scale smaller and smaller, transistors do not become smaller at the same rate. Segmentation transistors such as transistors 202 are far larger than the $4F^2$ size of typical RRAM cells, and as the density of arrays continues to increase, large segmentation transistors take up an increasing percentage of die space, reducing efficiency of the array.

[0007] For the reasons stated above, and for other reasons stated below that will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for an improved memory array architecture.

BRIEF DESCRIPTION OF THE DRAWINGS

[0008] Figure 1 is a portion of a typical RRAM memory array;

[0009] Figure 2 is a portion of a segmented typical RRAM memory array;

[0010] Figure 3 is a partial circuit diagram of an RRAM memory array according to an embodiment of the present disclosure;

[0011] Figure 4 is a partial circuit diagram of an RRAM memory array according to another embodiment of the present disclosure;

[0012] Figure 5 is a diagram showing operation of a portion of the RRAM memory array of Figure 3;

[0013] Figure 6 is a voltage/current curve for the operation of the RRAM memory array of Figure 5;

[0014] Figure 7 is a diagram showing another operation of a portion of the RRAM memory array of Figure 3;

[0015] Figure 8 is a voltage/current curve for the operation of the RRAM memory array of Figure 7;

[0016] Figure 9 is a flow chart diagram of a method according to an embodiment of the present disclosure; and

[0017] Figure 10 is a block diagram of one embodiment of a memory system that can incorporate the memory array of Figures 3 or 4.

DETAILED DESCRIPTION

[0018] In the following detailed description, reference is made to the accompanying drawings that form a part hereof and in which is shown, by way of illustration, specific embodiments. In the drawings, like numerals describe substantially similar components throughout the several views. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present disclosure. The following detailed description is, therefore, not to be taken in a limiting sense.

[0019] Cross point RRAM array cells are a two tier stack of components. Typically, an RRAM array cell comprises a programmable element (e.g., a variable resistive element) that is usually either over or under a select device. The variable resistive element changes states, and the different states represent a programmed cell and an erased cell. The select device is used for the purpose of selecting the particular cell of interest in the array. A cross point array is so named because the access lines, referred to as bit lines and word lines, of the array cross at 90 degree angles, for example, forming a compact efficient array having a small area. The bit lines and word lines are typically sized as small as equipment can make them, and the spacing between adjacent bit lines and between adjacent word lines is also typically as small. For the purposes of explanation, bit lines are shown in the figures in a vertical direction, and word lines are shown in the figures in a horizontal direction. However, in RRAM, bit lines and word lines each function the same. That is, what are typically referred to as bit lines and word lines are in fact interchangeable in RRAM. Functionally, bit lines and word lines may be referred to generally as access lines. A string of memory cells is defined herein to be a group of memory cells that are each connected to a common access line, e.g., a group of memory cells each connected to a local bit line, with each local bit line connected to a global bit line by a segmentation element, a group of memory cells each connected to a local word

line, with each local word line connected to a global word line by a segmentation element, or a group of memory cells each connected to a global access line.

[0020] The select device of a variable resistance memory cell is typically a diode. Since there are numerous types of variable resistive elements, in some RRAM memories the select devices may be uni-directional diodes, and in other RRAM memories the select devices may be bi-directional diodes. When bi-directional diodes are used as select devices, they may be symmetrical or non-symmetrical, that is, forward and reverse turn-on voltages for a non-symmetric bi-directional diode may be different. The choice of the programmable element typically dictates the choice of the select device. For example, a phase change memory may have all of its current flow in one direction, and as such, use a uni-directional select device. Conductive bridge memory may use current flow in different directions for programming and erasing, and as such, use a bi-directional select device.

[0021] A portion of a memory array 300 according to an embodiment of the disclosure is shown in Figure 3. Array 300 comprises a plurality of blocks 302 divided by segmentation elements 304. Segmentation elements 304 comprise diodes in one embodiment, and may be identical to the select device for each variable resistance memory cell 312. Global bit lines 306 span multiple blocks, and are connected to local bit lines 308 of the blocks 302 by the segmentation elements 304 for the particular block. Word lines 310, which may be local word lines or global word lines, cross the local bit lines 308, and a variable resistance cell 312 is connected between each local bit line 308 and its crossing word line 310. Variable resistance cells comprise a select device (e.g., a diode) in series with a programmable element.

[0022] A pair of biasing lines 314 and 316 are also connected to the local bit lines 308 and run, in one embodiment, parallel to word lines 310. Each of the biasing lines 314, 316 is connected to a local bit line 308 by a respective bias device 318, 320, which comprises a select device, like a memory cell, but unlike a memory cell, does not include a programmable element. Biasing line 314 is connected to a plurality of local bit lines 308 by a plurality of biasing devices 318, each biasing device 318 connected between the line 314 and a respective one of the local bit lines 308 in one direction, and biasing line 316 is connected to a plurality of local bit lines 308 by a plurality of biasing devices 320, each biasing device 320 connected between the line 316 and a respective one of the local bit lines 308, in the opposite direction. For example, if the biasing devices 318 and 320 are uni-directional diodes, current flow for

biasing devices 318 flows from line 314 to the local bit lines 308, and current flow for biasing devices 320 flows from the local bit lines 308 to line 316. The biasing lines can be used to forward or reverse bias the local bit lines for selecting or unselecting specific local bit lines.

[0023] The biasing devices and segmentation elements do use area in an array. Compared to the size of segmentation transistors, however, the area used by the biasing devices and segmentation elements combined is much smaller for each global bit line than by transistors. Further, the biasing devices and segmentation elements will scale with the memory cells, whereas transistors do not scale with the memory cells.

[0024] The segmentation elements are in one embodiment the same elements as are used for the select devices for the variable resistance memory cells. Compared to segmentation transistors, the segmentation elements 304 are much smaller in size, are much easier to fabricate, and can scale with the cells themselves. That is, as cell size decreases, the segmentation element size will also decrease, saving both cost and die area. As word lines and bit lines are interchangeable in RRAM, the segmentation of the array may be performed on either or both of the sets of bit lines and word lines without departing from the scope of the disclosure.

[0025] While a single global bit line to local bit line segmentation is shown, it should be understood that additional segmentation may be used without departing from the scope of the disclosure. For example, segmenting from a global bit line to a regional bit line, and then to a local bit line, may be used. The same sub-segmenting may also be used for word lines.

[0026] Figure 4 shows an array 300 as in Figure 3, except using two segmentation elements 402 in parallel between global bit lines 306 and local bit lines 308 instead of a single segmentation element 304. In some applications, a segmentation element of the same size as the select devices in the array may not be able to conduct enough current to operate the string of cells. It should be understood that the number of segmentation elements placed in parallel between the global bit lines and local bit lines may increase without departing from the scope of the disclosure.

[0027] Programming or erasing a variable resistance memory cell comprises applying a forward or reverse bias across it. The differences between read, program, and erase operations are determined by the cell itself, and voltage and/or current magnitude, duration, bias (reverse or forward), and timing and/or waveform. Some variable resistance memory

cells use bi-directional current flow for operation, and some use uni-directional current flow. What distinguishes them is the waveform. For uni-directional cells, the select device is uni-directional, and for bi-directional cells, the select device is bi-directional.

[0028] Forward and reverse biasing cells for operation is shown in greater detail in Figures 5-8. Figures 5 and 6 show forward biasing of selected cells in selected and unselected blocks, and Figures 7 and 8 show reverse biasing of selected cells in selected and unselected blocks. Methods are further described with respect to Figures 9 and 10.

[0029] Appropriate voltages for forward and reverse biasing cells will vary depending upon, e.g., the turn-on voltage of the select devices, the leakage tolerance for the array, and the size and characteristics of the cells and the select devices. However, for forward biasing, voltages that are sufficient to turn on the select device for a selected cell, and to reduce leakage or turn off select devices for unselected cells and blocks are chosen. Diodes can leak current when a bias below a turn-on voltage is applied to them. The amount of leakage depends on the actual voltage applied, and voltages in one embodiment are chosen to keep unselected diodes off or to keep the leakage below an acceptable amount, the acceptable amount determined by the application of the array.

[0030] In Figure 5, two blocks, selected block 502 and unselected block 504, are shown. Cells 506 and 508 are selected cells. To forward bias the cells 506 and 508, the bit lines and word lines that intersect at those cells have a voltage applied to them that is sufficient to forward bias the select device of the cell. For selected block 502, global bit lines 306₁ and 306₃, which connect to local bit lines 308₁ and 308₃ through segmentation elements 304₁ and 304₃, are biased at a bit line select voltage V_{blsel} sufficient to turn on the segmentation elements and select devices (V_f). Unselected bit lines 306₂ and 306₄ are biased at a bit line unselect voltage $V_{blunsel}$. $V_{blunsel}$ is chosen in one embodiment to reduce leakage to an acceptable level for the function of the array, and/or to reduce stress on the segmentation elements connected to unselected bit lines, and/or to ensure reverse biasing of the segmentation elements and/or the select devices connected to unselected bit lines. The selected word line 310₂ is biased at a word line select voltage V_{wsel} , in one embodiment a reference voltage (e.g., 0 or ground), and unselected word lines are biased at a word line unselect voltage $V_{wlunsel}$, chosen the same way as the bit line unselect voltages are chosen, that is what is appropriate to turn the unselected select devices off or to reverse bias them.

The biasing lines 314 and 316 in the selected block 502 are also biased with $V_{wlunsel}$, so that the select devices of unselected cells in the selected block remain turned off.

[0031] In the unselected block 504, word lines are left floating, and the forward bias voltage V_f is applied to the biasing lines. This places V_f minus a threshold voltage of biasing devices 318 on the local bit lines, and keeps segmentation elements 304 of the unselected block 504 off. For some modes of operation, it may be desired to lower the local bit lines of a block below a certain level. This may be accomplished in one embodiment by lowering the voltage bias applied to biasing line 316 below zero volts, for example to -2.5 volts. This will drag the local bit lines to a threshold voltage above -2.5. It can be seen that application of biasing voltages to the biasing lines allows for pulling up or dragging down the bias of the local bit lines to any desired level. A voltage versus current curve for Figure 5 is shown in Figure 6.

[0032] In Figure 7, two blocks, selected block 702 and unselected block 704, are shown. Cells 706 and 708 are selected cells. To reverse bias the cells 706 and 708 in the selected block 702, the forward bias conditions from Figure 5 can be reversed. Where Figure 5 had a reference voltage (e.g., 0 or ground), a reverse bias voltage V_r is applied. The bit lines and word lines that intersect at those cells have a voltage applied to them that is sufficient to reverse bias the select device of the cell. For selected block 702, global bit lines 306₁ and 306₃, which connect to local bit lines 308₁ and 308₃ through segmentation elements 304₁ and 304₃, are biased at a bit line select voltage V_{blsel} of a reference voltage (e.g., 0 or ground) sufficient to reverse bias the segmentation elements and select devices. Unselected bit lines 306₂ and 306₄ are biased at a bit line unselect voltage $V_{blunsel}$. $V_{blunsel}$ is chosen in one embodiment to reduce leakage to an acceptable level for the function of the array, and/or to reduce stress on the segmentation elements connected to unselected bit lines, and/or to ensure reverse biasing of the segmentation elements and/or the select devices connected to unselected bit lines. The selected word line 310₂ is biased at a word line select voltage V_{wsel} , in one embodiment a reverse bias voltage V_r , and unselected word lines are biased at a word line unselect voltage $V_{wlunsel}$, chosen the same way as the bit line unselect voltages are chosen, that is what is appropriate to turn the unselected select devices off or to reverse bias them. The biasing lines 314 and 316 in the selected block 702 are also biased with $V_{wlunsel}$, so that the select devices of unselected cells in the selected block remain turned off.

[0033] In unselected block 704, word line unselect voltage $V_{wlunsel}$ is applied to all word lines and to the biasing lines 314 and 316, sufficient to keep segmentation elements 304 in unselected block 704 off. A voltage versus current curve for Figure 7 is shown in Figure 8.

[0034] A method 900 of operating a memory is shown in flow chart form in Figure 9. Method 900 comprises biasing a two terminal segmentation element for selected cells of a selected block of the memory to turn the segmentation element on in block 902, biasing a two terminal segmentation element for unselected cells of a selected block of the memory to turn the segmentation element off in block 904, and biasing segmentation elements for unselected blocks of the memory to turn the segmentation elements off in block 906. In further embodiments, a pair of biasing lines in the array, as described above, may be biased to reverse bias select devices of unselected cells of the memory, or may be biased to apply nearly any bias to unselected cells of the memory and to local access lines of the memory. In one embodiment, biasing the segmentation element comprises biasing a diode connected between a global access line of the memory and a local access line of the memory. Reverse biasing segmentation elements for unselected blocks of the memory comprises in one embodiment biasing a plurality of diodes, each diode connected between a biasing line and a respective local access line.

[0035] Figure 10 illustrates a functional block diagram of a memory 1000. The memory 1000 is coupled to an external processor 1010. The processor 1010 may be a microprocessor or some other type of controller. The memory 1000 and the processor 1010 form part of a memory system 1020. The memory 1000 has been simplified to focus on features of the memory that are helpful in understanding the present embodiments.

[0036] The memory 1000 includes an array 1030 of memory devices such as the arrays of Figures 3 and 4. The memory array 1030 may be arranged in banks of word line rows and bit line columns. In one embodiment, the columns of the memory array 1030 comprise series strings of memory devices 210.

[0037] Address buffer circuitry 1040 is provided to latch address signals provided through I/O circuitry 1060. Address signals are received and decoded by a row decoder 1044 and a column decoder 1046 to access the memory array 1030. It will be appreciated by those skilled in the art with the benefit of the present description that the number of address input connections depends on the density and architecture of the memory array 1030. That is, the

number of addresses increases with both increased memory cell counts and increased bank and block counts.

[0038] The memory 1000 reads data in the memory array 1030 by sensing voltage or current changes in the memory array columns using sense amplifier circuitry 1050. The sense amplifier circuitry 1050, in one embodiment, is coupled to read and latch a row of data from the memory array 1030. Data input and output buffer circuitry 1060 is included for bidirectional data communication as well as the address communication over a plurality of data connections 1062 with the controller 1010. Write circuitry 1055 is provided to write data to the memory array.

[0039] Memory control circuitry 1070 decodes signals provided on control connections 1072 from the processor 1010. These signals are used to control the operations on the memory array 1030, including data read, data write (program), and erase operations. The memory control circuitry 1070 may be a state machine, a sequencer, or some other type of controller to generate the memory control signals. In one embodiment, the memory control circuitry 1070 is configured to control the timing and generation of voltages for the methods for sensing, programming, and erasing of memory cells.

[0040] The memory device illustrated in Figure 10 has been simplified to facilitate a basic understanding of the features of the memory. A more detailed understanding of internal circuitry and functions of resistive memories are known to those skilled in the art.

Conclusion

[0041] In summary, one or more embodiments provide a memory array with segmentation. The segmentation elements scale with the memory cells, and may be uni-directional or bi-directional diodes. Biasing lines in the array allow biasing of selected and unselected select devices and segmentation elements with any desired bias.

[0042] Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiments shown. Many adaptations of the invention will be apparent to those of ordinary skill in the art. Accordingly, this application is intended to cover any adaptations or variations of the invention.


What is claimed is:

1. A memory device (1020), comprising:
 - a group (300) of memory cells (312), each cell connected in series between a local first access line (308) and a respective one of a plurality of second access lines (310); and
 - a segmentation element (304) connected between the local first access line (308) and a global first access line (306).
2. The memory device of claim 1, and further comprising:
 - a first biasing line (314);
 - a second biasing line (316);
 - a first biasing device (318) connected between the first biasing line and the local first access line; and
 - a second biasing device (320) connected between the second biasing line and the local first access line.
3. The memory device of claim 2, wherein the first biasing device is configured to conduct current in a direction opposite to the direction in which the second biasing device is configured to conduct current.
4. The memory device of claim 2, wherein the biasing devices are diodes.
5. The memory device of claim 1, wherein the segmentation element comprises a first segmentation element (402) and further comprising a second segmentation element (402) connected in parallel with the first segmentation element between the local first access line and the global first access line.
6. The memory device of claim 1, wherein the segmentation element is uni-directional.
7. The memory device of claim 1, wherein the segmentation element is bi-directional.
8. The memory device of any of claims 1 or 6-7, wherein the segmentation element is a diode.

9. The memory device of claim 5, wherein the segmentation element comprises a pair of diodes connected in parallel between the local first access line and the global first access line.
10. The memory device of claim 1, wherein the segmentation element comprises a first segmentation element and wherein the plurality of second access lines comprise a plurality of local second access lines, and further comprising a plurality of global second access and a plurality of second segmentation elements, wherein each of the plurality of second segmentation elements is connected between a respective one of the local second access lines and a respective one of the global second access lines.
11. A method (900) of operating a memory, comprising:
 - biasing (902) a two terminal segmentation element for selected cells of a selected block of the memory to turn the segmentation element on;
 - biasing (904) a two terminal segmentation element for unselected cells of a selected block of the memory to turn the segmentation element off; and
 - biasing (906) segmentation elements for unselected blocks of the memory to turn the segmentation elements off.
12. The method of claim 11, and further comprising:
 - biasing biasing lines to reverse bias select devices of unselected cells of the memory.
13. The method of claim 11, wherein biasing the two terminal segmentation element for cells of the memory comprises biasing a diode connected between a global access line of the memory and a local access line of the memory.
14. The method of claim 11, wherein biasing segmentation elements for unselected blocks of the memory comprises biasing a plurality of diodes, each diode connected between a biasing line and a respective local access line.
15. A memory array (300), comprising:
 - a block (302) of variable resistance memory cells (312) connected to a global access line (306) by a segmentation element (304), and connected to a first biasing line (314) by a first biasing device (318) and to a second biasing line (316) by a second biasing device (320).

16. The memory array of claim 15, wherein the block further comprises:
a plurality of variable resistance memory cells at intersections of local access lines,
each memory cell comprising a programmable element and a select device connected in
series between its respective local access lines.


1/9



Cross Point RRAM array

FIG. 1

2/9

**FIG. 2**

3/9




FIG. 3





FIG. 4.

FIG. 5



5/9







FIG. 7



7/9



8/9

**FIG. 9**

9/9




FIG. 10

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2013/056604**A. CLASSIFICATION OF SUBJECT MATTER****G11C 13/00(2006.01)i, G11C 11/36(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G11C 13/00; G11C 17/00; G11C 7/00; G11C 17/16; G11C 5/06; H01L 21/02; H01L 21/82; G11C 11/00; G11C 8/08; G11C 11/36

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: memory, cell, group, local, global, access, line, segmentation, bias, diode, first, second, on, off, select, unselect, and similar terms.**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2012-0099370 A1 (HARUKI TODA) 26 April 2012 See paragraphs 48-83; figures 1, 18; and claims 1-2.	1-16
A	US 2010-0271885 A1 (ROY E. SCHEUERLEIN et al.) 28 October 2010 See paragraphs 6-79; figures 1, 14; and claim 32.	1-16
A	US 2009-0141535 A1 (XIAOYU YANG et al.) 04 June 2009 See paragraphs 58-60; and figures 8-10.	1-16
A	US 2010-0238697 A1 (WERNER JUENGLING) 23 September 2010 See paragraphs 18-27; and figure 1.	1-16
A	US 2011-0228587 A1 (HIROSHI ITO) 22 September 2011 See paragraphs 26-53, 91-106; and figures 1, 4-5.	1-16



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

26 December 2013 (26.12.2013)

Date of mailing of the international search report

30 December 2013 (30.12.2013)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
189 Cheongsu-ro, Seo-gu, Daejeon Metropolitan City,
302-701, Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

BYUN, Sung Cheal

Telephone No. +82-42-481-8262



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2013/056604

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2012-0099370 A1	26/04/2012	CN 1764982 A	26/04/2006
		CN 1764982 B	23/03/2011
		EP 1609154 A1	28/12/2005
		JP 04377816 B2	02/12/2009
		JP 2006-514392 A	27/04/2006
		US 2006-203541 A1	14/09/2006
		US 2008-112211 A1	15/05/2008
		US 2011-080778 A1	07/04/2011
		US 7859885 B2	28/12/2010
		US 8102699 B2	24/01/2012
		WO 2004-084228 A1	30/09/2004
US 2010-0271885 A1	28/10/2010	TW 201106370 A	16/02/2011
		US 7940554 B2	10/05/2011
		WO 2010-123978 A1	28/10/2010
US 2009-0141535 A1	04/06/2009	US 2007-0069241 A1	29/03/2007
		US 2009-0140299 A1	04/06/2009
		US 2010-0276660 A1	04/11/2010
		US 2013-0119338 A1	16/05/2013
		US 7781805 B2	24/08/2010
		US 8314023 B2	20/11/2012
		US 8350299 B2	08/01/2013
US 2010-0238697 A1	23/09/2010	CN 101952957 A	19/01/2011
		EP 2245659 A1	03/11/2010
		KR 10-2010-0122906 A	23/11/2010
		TW 200941493 A	01/10/2009
		US 2009-0207681 A1	20/08/2009
		US 7742324 B2	22/06/2010
		US 8416610 B2	09/04/2013
		WO 2009-108446 A1	03/09/2009
US 2011-0228587 A1	22/09/2011	JP 05032621 B2	26/09/2012
		JP 2011-198407 A	06/10/2011
		US 8477525 B2	02/07/2013