



(51) International Patent Classification:
H01L 31/18 (2006.01)

(21) International Application Number:
PCT/EP2009/063370

(22) International Filing Date:
13 October 2009 (13.10.2009)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
08167461.6 23 October 2008 (23.10.2008) EP
12/257,233 23 October 2008 (23.10.2008) US

(71) Applicant (for all designated States except US): **APPLIED MATERIALS, INC.** [US/US]; 3050 Bowers Ave., Santa Clara, California 95054 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **FERRÉ I TOMÀS, Rafel** [ES/DE]; Nikolaus-Fey-Str. 1a, 63755 Alzenau (DE).

(74) Agents: **LEIDESCHER, Thomas** et al.; Zimmermann & Partner, Isartorplatz 1, 80331 Munich (DE).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

(54) Title: SEMICONDUCTOR DEVICE MANUFACTURING METHOD, SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE MANUFACTURING INSTALLATION




Fig. 1c

(57) Abstract: A semiconductor device manufacturing method is provided, including: providing a semiconductor substrate (14), forming on the semiconductor substrate a layer (20) including a semiconductor compound and a dope additive (22), and thereafter forming an emitter region (30) and gettering impurities (16) by annealing the semiconductor substrate including the layer.

SEMICONDUCTOR DEVICE MANUFACTURING
METHOD, SEMICONDUCTOR DEVICE AND
SEMICONDUCTOR DEVICE MANUFACTURING
INSTALLATION

5

FIELD OF THE INVENTION

[0001] Embodiments of the invention relate to semiconductor devices, for instance to solar cells. They relate particularly to a semiconductor device manufacturing method, a semiconductor device and a semiconductor device manufacturing installation.

10

BACKGROUND OF THE INVENTION

[0002] Semiconductor devices have many functions in a plurality of industrial fields, including, but not limited to, fabrication of electronic devices, such as transistors, and photovoltaic cells, such as solar cells. Individual photovoltaic cells are e.g. used for powering small devices such as electronic calculators. Photovoltaic arrays are used for instance in remote area power systems, earth-orbiting satellites and space probes, remote radiotelephones and water pumping applications.

15

[0003] The principle of operation of a solar cell containing a p-n junction can be roughly described as follows. The solar cell absorbs light and generates electron/hole charge pairs due to absorbed light energy. The electrons move toward the n-layer side of the junction, and the holes move toward the p-layer side due to drift caused by the junction electric field and diffusion.

20

[0004] For solar cell production, so called bulk technologies or thin-film technologies may be applied, the former utilizing bulk semiconductor wafers, the latter resulting in thin-film solar cells. The most prevalent bulk material of solar cells is crystalline silicon, for instance mono-crystalline silicon (c-Si), or multi-crystalline silicon (mc-Si).

25

[0005] A typical solar cell production process based on mc-Si may include for instance some of the following steps: Removal of saw-damage from mc-Si wafers by etching; emitter formation by heat treatment in POCl_3 ambient; removal of resulting phosphorus silicate glass (PSG); front side and/or back side passivation; deposition of a front side anti-reflection coating, e.g. by Plasma Enhanced Chemical Vapor Deposition (PECVD); screen printing of rear side metallization and front contact grid lines; and annealing for rear side metal interdiffusion and firing the front contact grid lines.

[0006] Multi-crystalline silicon wafers may contain a high density of recombination centers, for instance lattice defects, e.g. impurities, such as iron (Fe) or nickel (Ni). This results in undesirable recombination of charge carriers, thereby affecting the electrical properties of the solar cell. To improve the properties of solar cells based on mc-Si, a so-called gettering of impurities, and thereby inactivation of impurities, may be performed, which typically includes a phosphorus diffusion at high temperatures. Phosphorus is able to retain, for instance, Fe and other metallic impurities in the emitter and/or surface of the solar cell, reducing the recombination due to these impurities. During phosphorus diffusion, a phosphorus silicate glass is formed, which has to be removed for the subsequent solar cell production process steps.

20

SUMMARY

[0007] In light of the above, semiconductor device manufacturing method according to claim 1, a semiconductor device according to claim 15 and a semiconductor device manufacturing installation according to claim 16 are provided.

25

[0008] According to one embodiment, a semiconductor device manufacturing method is provided, including: providing a semiconductor substrate, forming on the semiconductor substrate a layer including a semiconductor compound and a dope additive, and thereafter forming an emitter region and gettering impurities by annealing the semiconductor substrate including the layer.

30

[0009] According to another embodiment, a semiconductor device is provided, obtained by a semiconductor device manufacturing method, including: providing a semiconductor substrate, forming on the semiconductor substrate a layer including a semiconductor compound and a dope additive, and thereafter
5 forming an emitter region and gettering impurities by annealing the semiconductor substrate including the layer.

[0010] According to a further embodiment, a semiconductor device manufacturing installation is provided, including a coating device adapted for coating a semiconductor substrate, a heating device adapted for annealing the
10 coated semiconductor substrate, and a control device adapted for controlling the coating device and the heating device and adapted for performing a semiconductor device manufacturing method, the method including: providing a semiconductor substrate, forming on the semiconductor substrate a layer including a semiconductor compound and a dope additive, and thereafter
15 forming an emitter region and gettering impurities by annealing the semiconductor substrate including the layer.

[0011] Further features and details are evident from the dependent claims, the description and the drawings.

[0012] Embodiments are also directed to apparatuses for carrying out the
20 disclosed methods and including apparatus parts for performing described method steps. Furthermore, embodiments are also directed to methods by which the described apparatus operates or by which the described apparatus is manufactured. It may include method steps for carrying out functions of the apparatus or manufacturing parts of the apparatus. The method steps may be
25 performed by way of hardware components, firmware, software, a computer programmed by appropriate software, by any combination thereof or in any other manner.

[0013] It is contemplated that elements of one embodiment may be advantageously utilized in other embodiments without further recitation.

BRIEF DESCRIPTION OF THE DRAWINGS

[0014] So that the manner in which the above recited features of the present invention can be understood in detail, a more particular description of embodiments of the invention, briefly summarized above, may be had by
5 reference to embodiments. The accompanying drawings relate to embodiments of the invention and are described in the following. Some of the above mentioned embodiments will be described in more detail in the following description of typical embodiments with reference to the following drawings in which:

10 [0015] Figs. 1a to 1c schematically illustrate steps of a semiconductor manufacturing method according to one example of embodiments;

[0016] Figs. 2a to 2d schematically illustrate steps of a semiconductor manufacturing method according to another example of embodiments; and

[0017] Figs. 3a to 3d schematically illustrate steps of a semiconductor
15 manufacturing method according to a further example of embodiments.

DETAILED DESCRIPTION OF THE DRAWINGS

[0018] Reference will now be made in detail to the various embodiments, one ore more examples of which are illustrated in the figures. Each example is
20 provided by way of explanation, and is not meant as a limitation of the invention.

[0019] Without limiting the scope, in the following, the semiconductor device will exemplarily be referred to as solar cell. Moreover, without limiting the scope, the substrate of the semiconductor device will exemplarily be referred to
25 as wafer or silicon wafer, also referred to as a silicon substrate. However, examples of embodiments disclosed herein may also be applied to other types of semiconductor devices, such as thin-film solar cells. Moreover, other semiconductors or semiconductor materials than silicon may be contemplated.

Further, without limiting the scope, in the following, the silicon wafer will exemplarily be referred to as a multi-crystalline p-type silicon wafer. However, other types of silicon wafers may be used, such as a mono-crystalline silicon wafer and/or an intrinsic silicon wafer, e.g. a substantially pure silicon wafer.

5 Moreover, in the following, a production of a p-n solar cell is described, wherein an n-type emitter is formed in a p-type silicon substrate. However, the principles of the method of embodiments described herein may correspondingly be used in a production of a solar cell having a reversed p-n structure. In addition, in the following, phosphorus is mentioned as an example
10 of an n-dopant for the emitter formation. However, other n-dopants, such as arsenic, may be used.

[0020] Within the following description of the drawings, the same reference numbers refer to the same components. Generally, only the differences with respect to the individual embodiments are described.

15 [0021] A typical application of embodiments described herein is the manufacture of solar cells, for instance solar cells based on mc-Si.

[0022] According to one embodiment, a semiconductor device manufacturing method is provided, including: providing a semiconductor substrate, forming on the semiconductor substrate a layer including a semiconductor compound
20 and a dope additive, and thereafter forming an emitter region and gettering impurities by annealing the semiconductor substrate including the layer. Thereby, the forming of the emitter region and gettering of impurities are performed in one step, typically simultaneously. The impurities may be gettered by the dope additive.

25 [0023] Figs. 1a to 1c schematically illustrate steps of a semiconductor manufacturing method according to one example of embodiments. In a first step of this example, as a semiconductor substrate, a silicon substrate in the form of a p-type silicon wafer 10 shown in Fig. 1a is provided, which has a front side 12 and a back side 14. The wafer 10 includes metallic impurities 16
30 distributed inside of the bulk of the wafer 10. For instance, as a silicon substrate, a p-type, typically boron doped, multi-crystalline silicon wafer may

be used, with a resistivity range between 0.2 to 10 Ohm cm, typically 1 Ohm cm and with a thickness up to 500 μm , typically 200 μm .

[0024] In a second step schematically illustrated in Fig. 1b, a silicon compound and a dope additive is deposited on the silicon substrate. Thereby, an amorphous silicon compound layer 20 including a dopant 22, e.g. phosphorus, is formed on the front side 12 of the wafer 10. The silicon compound may be e.g. silicon nitride or silicon carbide. In one example of embodiments, the second step may be performed by sputtering the silicon compound and the dope additive, e.g. by sputtering of a target including the silicon compound and the dope additive. During sputtering, a gas including at least one element selected from the group consisting of CH_4 , NH_3 and other suitable components may be provided. In another example of embodiments, the second step is performed by PECVD of a gas mixture including SiH_4 and at least one element selected from the group consisting of NH_3 , CH_4 , and PH_3 .

[0025] For instance, in the second step, a phosphorus doped passivation layer may be deposited on the front side 12 of the wafer 10. The resulting passivation layer may have antireflective properties, a thickness of 70 - 95 nm, and a refractive index at 622 nm wavelength of 1.95 - 2.05. The deposition may be performed as follows: In a first example, a silicon carbide layer $\text{SiC}_x(\text{n})\text{:H}$ may be deposited on the front side of the wafer 10 by PECVD. In the coating chamber a total pressure of 1 to 6 μbar and a wafer temperature of about 200 to about 500° C may be established. For creating a plasma, a power source providing RF in the range of about 3 Hz to about 300 Hz, typically MF (Medium Frequency) in the range of about 300 to 3000 kHz may be used. As gases SiH_4 , CH_4 , and PH_3 can be introduced into the coating chamber. The deposition time may be in the range of about 1 to about 10 min. In an alternative example, for example a silicon nitride layer $\text{SiN}_x(\text{n})$, may be deposited on the front side 12 of the wafer 10 by sputtering of a phosphorus doped silicon target. In the coating chamber a total pressure of 1 to 6 μbar and a wafer temperature of about 200 to about 500° C may be established. Into the coating chamber, Ar, NH_3 , N_2 , and, if the target is not phosphorus doped, optionally PH_3 may be introduced. For creating a plasma, a power source

providing DC, RF or MF may be used. In a further example, a layer 20 including phosphorus doped silicon oxynitride may be grown on the wafer by sputtering with a phosphorus doped silicon target and N₂ and O₂ as reactive gases.

- 5 [0026] Optionally, after the second step, passivation of the back side of the wafer 10 with an intrinsic or boron doped passivation layer (not shown) may be performed. This may be done using deposition conditions similar to the conditions specified in the second step, without the presence of phosphorus dopants. This layer has to be able to keep passivation properties after the
10 manufacturing method is finished. When a boron doped layer is chosen, there may be the additional benefit of a passivated high-low junction at the back side of the wafer, e.g. of the solar cell.

- [0027] Subsequently, in a third step schematically illustrated in Fig. 1c, coated wafer 10 is annealed at an annealing temperature in the range of about 600°C
15 to about 1200°C for an annealing time of about 1 to about 100 minutes. The annealing may be performed by a heating procedure using a tubular furnace, a belt furnace, a resistance heated furnace, an infrared furnace, a furnace using halogen lamps and/or by Rapid Thermal Processing (RTP). The annealing of the coated wafer 10 may be conducted under inert atmosphere, for example N₂,
20 or reactive atmosphere, for example N₂/H₂, for instance at a temperature of about 700 to about 950 °C for an annealing time of about 15 to about 30 min. Thereby, phosphorus 22 diffuses into the wafer 10 and getters a substantial amount of the impurities 16. Furthermore, an amount of phosphorus diffuses at the interface between the silicon wafer 10 and the silicon compound layer 20
25 into the wafer 10 without gettering. Thereby, near the interface of the compound layer 20 and the wafer 10, an n-type emitter region 30 is formed. Furthermore, the front side 12 of the wafer 10 is coated with a silicon compound layer 20 which may be substantially depleted of phosphorus. Since silicon nitride or silicon carbide may be used as the silicon compound, the
30 surface of the wafer 10 including the emitter region 30 may be passivated by layer 20. Moreover, the layer 20 may act as an antireflective coating. Moreover, the annealing temperature may be in the range of about 950°C to

about 1200°C, typically at about 1100°C. Thereby, a thermal oxidation of the compound layer 20 may be additionally performed.

[0028] In the third step there is the formation of an emitter due to activation and diffusion of phosphorus into the wafers. Furthermore, in this step the
5 gettering of the metallic impurities assisted by the presence of phosphorus in the layer is achieved. As a result, by the method according to embodiments, gettering of metallic impurities in the surface region and/or in the bulk region of a semiconductor wafer and emitter formation are performed simultaneously in one step. Further, surface passivation and/or antireflective coating may also
10 be achieved.

[0029] In other examples of embodiments, the annealing temperature may be in the range of typically about 600 to about 1200 °C, more typically about 650° C to about 780°C or about 750°C to about 830°C, most typically about 700°C to about 800°C.

15 [0030] In further examples of embodiments, the annealing time may in the range of typically about 1 to about 100 minutes, more typically about 75 to about 100 minutes or about 80 to about 90 minutes, most typically about 15 to about 30 minutes, or about 20 to about 30 minutes.

[0031] In some embodiments, during the step of depositing on the silicon
20 substrate a silicon compound and a dope additive, two layers may be formed, e.g. two layers of the same composition. In other examples of embodiments, during the step of depositing on the silicon substrate a silicon compound and a dope additive, two layers of different compositions may be formed. An example of such an embodiment is schematically illustrated in Figs. 2a to 2d.
25 This example differs from the method illustrated with reference to Figs. 1a to 1c in that during the second step two coating procedures are performed. First, the silicon compound layer 20 including phosphorus as dopant 22 is deposited on the front side 12 of the wafer 10 as shown in Fig. 2b. The additional coating procedure is illustrated in Fig. 2c, showing that on the layer 20 of the silicon
30 compound including phosphorus, a layer 24 of a silicon compound not being doped with phosphorus is formed. Hence, during the third step shown in Fig.

2d, an amount of phosphorus diffuses at the interface between the silicon wafer 10 and the silicon compound layer 20 into the wafer. As a result, formation of the emitter region 30 and gettering of the impurities 16 of wafer 10 are performed simultaneously. Moreover, at the same time the layer 20 may provide a surface passivation, whereas layer 24 may provide antireflective properties.

[0032] In variations of the above example shown in Figs. 2a to 2d, after the second step, the layer 20 may include silicon nitride and phosphorus, while layer 24 includes silicon nitride without being doped with phosphorus. According to another variation of this example, the layer 20 may include silicon carbide and phosphorus, while layer 24 includes silicon nitride without being doped with phosphorus. In a yet further variation of this example, the layer 20 may include silicon nitride and phosphorus, while layer 24 includes silicon carbide without being doped with phosphorus. Furthermore, the layer 20 may include silicon carbide and phosphorus, while layer 24 includes silicon carbide without being doped with phosphorus.

[0033] As mentioned above, before performing the annealing step, layer 20 may include silicon nitride and phosphorus or silicon carbide and phosphorus. In a further example schematically illustrated in Figs. 3a to 3d, a coated wafer 10 may be formed, in which before annealing the layer 24 may include the same components as layer 20, the concentration of the dopant 22 being substantially equal or lower than in layer 20. In alternative examples (not shown), the concentration of the dopant 22 in layer 24 may be even higher than the concentration thereof in layer 20. As a result, the layer 20 may include phosphorus doped silicon nitride or phosphorus doped carbide, while layer 24 also includes phosphorus doped silicon nitride or phosphorus doped silicon carbide. The effects of these examples are the same as in the example explained with reference to Figs. 1a to 1 c: Gettering of metallic impurities in the surface region and/or in the bulk region of a semiconductor wafer, emitter formation, and in some cases surface passivation and antireflective coating may be performed simultaneously in one step.

[0034] In a variation (not shown) of the example shown in Figs. 2a to 2d and 3a to 3d, respectively, the two layers of the semiconductor compound may be formed by first depositing one of the layers on the semiconductor substrate and thereafter annealing using an annealing temperature and an annealing time as specified above and depositing the other layer followed by annealing using an annealing temperature and an annealing time as specified above. Moreover, in other variations (not shown) of the example of embodiments shown in Figs. 2a to 2d, before annealing of both or each individual layer 20 and 24, the layer 20 of the semiconductor compound may be not doped with the dopant, whereas the layer 22 may include the dopant 22. In these variations, after annealing, the same structure as shown in Fig. 2d or Fig. 3d, respectively, may result.

[0035] Typical examples of the layer 20 and the layer 24 are $a\text{-SiC}_x$ and $a\text{-Si}_y\text{C}_x$, e.g. $a\text{-Si}_{0.8}\text{C}_{0.2}$, and $a\text{-SiN}_x$ and $a\text{-Si}_y\text{N}_x$, with x being in a range of typically 0 to about 1 and y being in a range of typically more than 0 to about 1. The thickness of the formed layer may be in the range of about 30 to about 120 nm. Moreover, suitable amounts of hydrogen and/or oxygen or of other components may be included in layers 20 and 24 for providing appropriate passivation and/or anti-reflective properties. An example of a layer 20 or 24 including hydrogen is hydrogenated, phosphorus doped amorphous silicon carbide, $a\text{-SiC}_x(\text{n})\text{:H}$, formed by PECVD from SiH_4 , CH_4 and PH_3 . An example of a layer 20 or 24 including oxygen is phosphorus doped silicon oxynitride grown by sputtering with a n-doped silicon target and N_2 and O_2 as reactive gases.

[0036] According to some embodiments, the silicon substrate may be selected from the group of a crystalline silicon substrate, a multi crystalline silicon substrate, a substrate having a crystalline silicon surface layer, and a substrate having a multi crystalline silicon surface layer.

[0037] As described above, according to some embodiments, the silicon substrate may be a p-type silicon substrate. In other embodiments, the silicon substrate may be an intrinsic silicon substrate, i.e. a silicon wafer which is not doped. Moreover, according to some embodiments, the method may

include a step of forming a layer of an intrinsic semiconductor material on the back side of the silicon wafer 10. Hence, in some embodiments, the front side of the wafer 10 may be provided with a layer of a doped a-silicon compound, whereas the back side may consist of an intrinsic material. Thereby, during
5 performing the method, an emitter formation at the back side is avoided. In other embodiments, the method may include a step of forming a layer of a doped, e.g. p-doped, material on the back side of the silicon wafer 10. The formed back side layer may for instance be a boron-doped silicon surface layer. This may result in a passivated high-low junction at the back side of the coated
10 wafer, e.g. a solar cell.

[0038] As mentioned above, with embodiments described herein, in a semiconductor device manufacturing method at least gettering of metallic impurities or of other lattice defects in the surface region and/or in the bulk region of a semiconductor wafer, and emitter formation may be performed
15 simultaneously in one step. Further, while forming the emitter and gettering of impurities, surface passivation may be achieved. In the same step, also the formation of an antireflective coating may be accomplished. Furthermore, it is not required to remove a phosphorus silicate glass, since the phosphorus diffusion provided by embodiments disclosed herein does not result in the
20 formation of a PSG region. In addition, an improved emitter profile of the produced semiconductor device or solar cell may result, e.g. the emitter profile may be sharper. Hence, the method of embodiments disclosed herein allows for a better control of the emitter profile. This can be based on a low speed of phosphorus diffusion into the wafer substrate, due to the choice of the
25 semiconductor compound and the dopant, as well as of the annealing temperature and the annealing time. Consequently, a semiconductor device, such as a solar cell, having an improved emitter region, an improved surface passivation, a reduced charge carrier recombination and/or improved anti-reflective properties may be produced in a simplified manufacturing process.
30 Hence, solar cell production costs can be decreased considerably.

[0039] In the following, further examples of embodiments are described.

[0040] In a first example, as a substrate a p-type, boron doped, multi-crystalline silicon wafer, with a resistivity of 1 Ohm cm and with a thickness 200 μm is used. The wafer has metallic impurities introduced during the crystal growth.

5 [0041] In the second step, a stack of two phosphorus doped amorphous silicon carbide passivation layers of a-SiC_x(n):H is deposited on the front side of the wafer. The deposition conditions are as follows: Reactor: PECVD, direct plasma, working at RF frequency (13.56 MHz); vacuum pressure in the reactor chamber of less than 10e-5 hPa; gas flows: SiH₄(95%)+PH₃(5%): 3 sccm
10 (Standard Cubic Centimeters); CH₄: 32 sccm; total pressure: 3 μbar ; temperature: 300 °C; deposition time (static): 12 min; power density: 0.086 W/m². The formed a-SiC_x(n):H double layer has antireflective properties, a thickness of 80 nm and a refractive index of 2.00 at a wavelength of 622 nm.

[0042] In the third step, an annealing of the coated wafer is performed under
15 N₂ atmosphere at a temperature of 830 °C and for an annealing time of 20 min. The precursor of the solar cell is formed. Only contacts need to be applied.

[0043] A second example differs from the first example in that after the second step and before the third step of annealing, a passivation of the back side of the wafer with an intrinsic amorphous silicon carbide film of a-SiC_x(i):H is performed. The deposition conditions correspond to the conditions
20 specified in the second step, without the presence of phosphorus dopants. Reactor: PECVD, direct plasma, working at RF frequency (13.56 MHz); vacuum pressure in the reactor chamber of less than 10e-5 hPa; gas flows: SiH₄(95%)+PH₃(5%): 3 sccm; CH₄: 32 sccm; total pressure: 3 μbar ; temperature: 300 °C; deposition time (static): 12 min; power density: 0.086 W / m².
25

[0044] In a third example, the three steps of the first example are performed, however the third step being modified in that the coated wafer is annealed for 75 minutes at a temperature of 780°C.

[0045] In a fourth example, the third example is modified by performing the annealing of the coated wafer for 20 minutes at a temperature of 780°C.

[0046] According to one embodiment, a semiconductor device manufacturing method is provided, including: providing a semiconductor substrate, forming
5 on the semiconductor substrate a layer including a semiconductor compound and a dope additive, and thereafter forming an emitter region and gettering impurities by annealing the semiconductor substrate including the layer. Thereby, the forming of the emitter region and gettering of impurities are performed in one step, typically simultaneously. The impurities may be
10 gettering by the dope additive. The impurities may be metallic impurities or other lattice defects.

[0047] In one embodiment which may be combined with any other embodiment disclosed herein, the semiconductor substrate is a silicon substrate and the semiconductor compound is a silicon compound and the annealing is
15 performed by heating at an annealing temperature in the range of about 600°C to about 1200°C for an annealing time of about 1 to about 100 minutes.

[0048] In one embodiment which may be combined with any other embodiment disclosed herein, in the step of forming the layer, a doped semiconductor compound layer is formed on the surface of the semiconductor
20 substrate. The doped semiconductor layer may be amorphous.

[0049] In one embodiment which may be combined with any other embodiment disclosed herein, in the step of forming the layer, at least two layers of the same or different compositions are formed.

[0050] In one embodiment which may be combined with any other
25 embodiment disclosed herein, in the step of forming the layer, at least two layers are formed, at least two of the layers including the same semiconductor compound or different semiconductor compounds.

[0051] In one embodiment which may be combined with any other embodiment disclosed herein, at least one semiconductor compound includes at

least one element selected from the group consisting of a silicon compound, silicon carbide and silicon nitride.

[0052] In one embodiment which may be combined with any other embodiment disclosed herein, the dope additive includes at least one element
5 selected from the group consisting of a p-type dopant, an n-type dopant, phosphorus and arsenic.

[0053] In one embodiment which may be combined with any other embodiment disclosed herein, the step of forming the layer is performed by sputtering of the semiconductor compound and the dope additive. Typically, a
10 target including the semiconductor compound and the dope additive may be sputtered.

[0054] In one embodiment which may be combined with any other embodiment disclosed herein, the step of forming the layer is performed by PECVD of a gas mixture including SiH_4 and at least one element selected from
15 the group consisting of NH_3 , CH_4 , and PH_3 .

[0055] In one embodiment which may be combined with any other embodiment disclosed herein, in the step of annealing, the surface of the semiconductor substrate is oxidized.

[0056] In one embodiment which may be combined with any other
20 embodiment disclosed herein, the semiconductor substrate is one element selected from the group of a silicon substrate, a crystalline silicon substrate, a multi crystalline silicon substrate, a substrate having a crystalline silicon surface layer, and a substrate having a multi crystalline silicon surface layer.

[0057] In one embodiment which may be combined with any other
25 embodiment disclosed herein, the semiconductor substrate is at least one element selected from the group consisting of an n-type semiconductor substrate, a p-type semiconductor substrate, an intrinsic semiconductor substrate, an n-type silicon substrate, a p-type silicon substrate and an intrinsic silicon substrate.

[0058] In one embodiment which may be combined with any other embodiment disclosed herein, the annealing temperature is in the range of about 650 to about 780 °C or in the range of about 950°C to about 1200°C.

5 [0059] In one embodiment which may be combined with any other embodiment disclosed herein, the annealing time is in the range of about 75 to about 100 minutes or in the range of about 15 to about 30 minutes.

10 [0060] In one embodiment which may be combined with any other embodiment disclosed herein, the semiconductor substrate includes a front side and a back side and the semiconductor compound layer is formed on the front side.

15 [0061] In one embodiment which may be combined with any other embodiment disclosed herein, a step of forming on the back side a layer including an intrinsic or a doped semiconductor compound is included. The doped semiconductor compound may be n- doped or p-doped, e.g. boron-doped.

20 [0062] In one embodiment which may be combined with any other embodiment disclosed herein, the annealing is performed by a heating procedure using at least one element selected from the group consisting of a tubular furnace, a belt furnace, a resistance heated furnace, an infrared furnace and halogen lamps.

25 [0063] In another embodiment, a semiconductor device is provided, obtainable by a semiconductor device manufacturing method, including: providing a semiconductor substrate, forming on the semiconductor substrate a layer including a semiconductor compound and a dope additive, and thereafter forming an emitter region and gettering impurities by annealing the semiconductor substrate including the layer.

[0064] In a further embodiment, a semiconductor device is provided, obtained by a semiconductor device manufacturing method, including: providing a semiconductor substrate, forming on the semiconductor substrate a layer

including a semiconductor compound and a dope additive, and thereafter forming an emitter region and gettering impurities by annealing the semiconductor substrate including the layer.

[0065] According to a yet further embodiment, a semiconductor device
5 manufacturing method is provided, substantially consisting of: providing a semiconductor substrate, forming on the semiconductor substrate a layer including a semiconductor compound and a dope additive, and thereafter forming an emitter region and gettering impurities by annealing the semiconductor substrate including the layer.

10 [0066] According to another embodiment, a semiconductor device is provided, which is obtainable by a method according to any of the preceding embodiments.

[0067] According to another embodiment, a semiconductor device is provided, which is obtained by a method according to any of the preceding embodiments.

15 [0068] According to a further embodiment, a semiconductor device manufacturing installation is provided, including a coating device adapted for coating a semiconductor substrate, a heating device adapted for annealing the coated semiconductor substrate, and a control device adapted for controlling the coating device and the heating device and adapted for performing a
20 semiconductor device manufacturing method, the method including: providing a semiconductor substrate, forming on the semiconductor substrate a layer including a semiconductor compound and a dope additive, and thereafter forming an emitter region and gettering impurities by annealing the semiconductor substrate including the layer. For performing the step of
25 providing the semiconductor substrate, a substrate support controlled by the control device, e.g. a transport system for transporting the substrate in front of the coating device, may be included in the manufacturing installation.

[0069] The written description uses examples to disclose the invention, including the best mode, and also to enable any person skilled in the art to
30 make and use the invention. While the invention has been described in terms of

various specific embodiments, those skilled in the art will recognize that the invention can be practiced with modifications within the spirit and scope of the claims. Especially, mutually non-exclusive features of the embodiments described above may be combined with each other. The patentable scope of the
5 invention is defined by the claims, and may include other examples that occur to those skilled in the art. Such other examples are intended to be within the scope of the claims.




[0070] While the foregoing is directed to embodiments of the invention, other and further embodiments of the invention may be devised without departing
10 from the basic scope thereof, and the scope thereof is determined by the claims that follow.





CLAIMS





1. A semiconductor device manufacturing method, comprising:
providing a semiconductor substrate (14),
5 forming on the semiconductor substrate a layer (20) including a semiconductor compound and a dope additive (22), and thereafter forming an emitter region (30) and gettering impurities (16) by annealing the semiconductor substrate including the layer.
2. The method of claim 1, wherein the semiconductor substrate is a silicon
10 substrate and the semiconductor compound is a silicon compound and the annealing is performed by heating at an annealing temperature in the range of about 600°C to about 1200 °C for an annealing time of about 1 to about 100 minutes.
3. The method of any of the preceding claims, wherein, in the step of
15 forming the layer, at least two layers are formed, at least two of the layers including the same semiconductor compound or different semiconductor compounds.
4. The method of any of the preceding claims, wherein at least one
20 semiconductor compound includes at least one element selected from the group consisting of a silicon compound, silicon carbide and silicon nitride.
5. The method of any of the preceding claims, wherein the dope additive includes at least one element selected from the group consisting of a p-type dopant, an n-type dopant, phosphorus and arsenic.
- 25 6. The method of any of the preceding claims, wherein the step of forming the layer is performed by sputtering of the semiconductor compound and the dope additive.
7. The method of any of the preceding claims, wherein the step of forming
30 the layer is performed by PECVD of a gas mixture including SiH₄ and at least one element selected from the group consisting of NH₃, CH₄, and PH₃.

8. The method of any of the preceding claims, wherein, in the step of annealing, the surface of the semiconductor substrate is oxidized.
9. The method of any of the preceding claims, wherein the semiconductor substrate is one element selected from the group of a silicon substrate, a crystalline silicon substrate, a multi crystalline silicon substrate, a substrate having a crystalline silicon surface layer, a substrate having a multi crystalline silicon surface layer, an n-type semiconductor substrate, a p-type semiconductor substrate, an intrinsic semiconductor substrate, an n-type silicon substrate, a p-type silicon substrate and an intrinsic silicon substrate.
10. The method of any of the preceding claims, wherein the annealing temperature is in the range of about 650°C to about 780°C or in the range of about 950°C to about 1200°C.
11. The method of any of the preceding claims, wherein the annealing time is in the range of about 75 to about 100 minutes or in the range of about 15 to about 30 minutes.
12. The method of any of any of the preceding claims, wherein the semiconductor substrate includes a front side and a back side and the semiconductor compound layer is formed on the front side.
13. The method of claim 12, comprising a step of forming on the back side a layer including an intrinsic or doped semiconductor compound.
14. The method of any of the preceding claims, wherein the annealing is performed by a heating procedure using at least one element selected from the group consisting of a tubular furnace, a belt furnace, a resistance heated furnace, an infrared furnace and halogen lamps.
15. Semiconductor device, obtainable by a method according to any of the preceding claims.
16. Semiconductor device manufacturing installation comprising a coating device adapted for coating a semiconductor substrate, a heating device adapted for annealing the coated semiconductor

substrate, and
a control device adapted for controlling the coating device and the
heating device and adapted for performing a method according to any of
claims 1 to 14.







INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2009/063370

A. CLASSIFICATION OF SUBJECT MATTER

INV. H01L31/18

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 2008/028625 A (FRAUNHOFER GES FORSCHUNG [DE]; BIRO DANIEL [DE]; PREU RALF [DE]; RENTS) 13 March 2008 (2008-03-13) the whole document	1-16
A	BENTZEN A ET AL: "Gettering of transition metal impurities during phosphorus emitter diffusion in multicrystalline silicon solar cell processing" JOURNAL OF APPLIED PHYSICS, AMERICAN INSTITUTE OF PHYSICS. NEW YORK, US, vol. 99, no. 9, 15 May 2006 (2006-05-15), pages 93509-093509, XP012084987 ISSN: 0021-8979 the whole document	1-16

-/--

☒ Further documents are listed in the continuation of Box C.

☒ See patent family annex.

* Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search

15 March 2010

Date of mailing of the international search report

23/03/2010

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Le Meur, M

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2009/063370

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>LAUTENSCHLAGER H ET AL: "MC-silicon solar cells with <17% efficiency" CONFERENCE RECORD OF THE 26TH IEEE PHOTOVOLTAIC SPECIALISTS CONFERENCE 19970929; 19970929 - 19971003 NEW YORK, NY : IEEE, US, 29 September 1997 (1997-09-29), pages 7-12, XP010267716 ISBN: 978-0-7803-3767-1 page 8, right-hand column, paragraph 3-5 -----</p>	1-16

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/EP2009/063370

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 2008028625 A	13-03-2008	DE 102006041424 A1	20-03-2008
		EP 2064750 A2	03-06-2009
		JP 2010503190 T	28-01-2010
<hr/>			