

(19)



(11)

EP 1 051 818 B1

(12)

EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention
of the grant of the patent:
13.08.2008 Bulletin 2008/33

(51) Int Cl.:
H04J 13/00 ^(2006.01) **H04J 13/02** ^(2006.01)
H04L 7/00 ^(2006.01)

(21) Application number: **99958501.1**

(86) International application number:
PCT/KR1999/000726

(22) Date of filing: **01.12.1999**

(87) International publication number:
WO 2000/033496 (08.06.2000 Gazette 2000/23)

(54) FREQUENCY SYNCHRONIZING DEVICE FOR OFDM/CDMA SYSTEM

VORRICHTUNG ZUR FREQUENZSYNCHRONISIERUNG EINES OFDM/CDMA SYSTEMS
DISPOSITIF DE SYNCHRONISATION DE FREQUENCES POUR SYSTEME AMRFO/AMDC

(84) Designated Contracting States:
DE FI FR GB SE

(30) Priority: **01.12.1998 KR 9852234**

(43) Date of publication of application:
15.11.2000 Bulletin 2000/46

(73) Proprietor: **SAMSUNG ELECTRONICS CO., LTD.**
Suwon-shi,
Kyungki-do 442-370 (KR)

(72) Inventor: **LEE, Hyun-Kyu**
Pundang-Gu
Sungnam-Shi
Kyunggi-Do (KR)

(74) Representative: **Grünecker, Kinkeldey,**
Stockmair & Schwanhäusser
Anwaltssozietät
Leopoldstrasse 4
80802 München (DE)

(56) References cited:
EP-A- 0 851 641 **US-A- 5 444 697**

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

EP 1 051 818 B1

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

[0001] The present invention relates generally to a modulation/demodulation device in an orthogonal frequency division multiplexing/code division multiple access (OFDM/CDMA) system, and in particular, to a device for synchronizing a frequency in a time domain in OFDM/CDMA system.

2. Description of the Related Art

[0002] In general, an OFDM technique is frequently used in digital transmission systems such as a digital audio broadcasting (DAB) system, a digital television system, a wireless local area network (WLAN), and a wireless asynchronous transfer mode (WATM) system. The OFDM technique is a type of multi-carrier technique which modulates transmission data after dividing, and then transmits the divided modulated data in parallel. The OFDM technique was not widely used for the complex structure. However, the recent progress of various digital signal processing techniques including the fast Fourier transform (FFT) and the inverse FFT (IFFT) has made it possible to utilize the OFDM system. Though similar to the existing FDM system, the OFDM system may have an optimal transmission efficiency during high-speed data transmission by maintaining orthogonality between sub-carriers. Because of the optimal transmission efficiency, the OFDM/TDMA and OFDM/CDMA systems have been proposed for use with the WATM system since it requires high-speed data transmission.

[0003] Referring now to FIG. 1, there is shown a block diagram of a general OFDM/CDMA system. A description will now be made regarding a multi-carrier (MC) CDMA system using the OFDM/CDMA technique. The MC-CDMA system includes a transmitter 100 and a receiver 120. The transmitter 100 and the receiver 120 may be equally applied to both the forward link and the reverse link.

[0004] With regard to the transmitter 100, a plurality of spreaders 101 spread transmission data using orthogonal codes of length N and PN spreading sequences. Typically, N is 256 in the OFDM/CDMA system. If the transmitter 100 is a forward transmitter, the spreaders 101 include spreaders for user identification and spreaders for base station identification. On the other hand, if the transmitter 100 is a reverse transmitter, the spreaders 101 include spreaders for channel spreading and spreaders for user identification. Herein, the N-bit data will be referred to as chip data. The chip data spread by the spreaders 101 is input to a summer 102 after pilot signal insertion (not shown). The chip data is summed in the summer 102 on a chip unit basis and is output in series to a serial/parallel converter 103. The serial/parallel converter 103 outputs the serial chip data provided from the summer 102 in parallel. At this point, the number of the parallel chip data output can be equal to N or not equal to N. Herein, the number of the parallel chip data is assumed to be N. Further, the parallel sample data is input to an inverse fast Fourier transform (IFFT) device 104. The IFFT device 104 receiving N parallel data samples, performs OFDM modulation on the chip data. In other words, the IFFT device 104 performs IFFT on the chip data, and carries the processed chip data on different sub-carriers having orthogonality in a frequency domain. In the IFFT device 104, the sub-carriers are output in the time domain. The data output from the IFFT device 104 will be defined as sample data, and N data samples will be defined as an OFDM symbol.

[0005] The parallel output sample data is input to a parallel/serial converter 105. The parallel/serial converter 105 outputs the same data in series. Further, the parallel/serial converter 105 inserts a guard interval on an N-sample data unit basis, i.e., one-OFDM symbol unit basis. The guard interval is data obtained by copying some sample data at the rear of an OFDM symbol comprised of N data samples, and is inserted at the front of the OFDM symbol. Herein, the data in which a guard interval is inserted on an OFDM symbol unit basis, is defined as an OFDM frame. The length of the guard interval should be set longer than an impulse response length. A transmission filter 106 filters the data output from the parallel/serial converter 105 and transmits the filtered data over a radio channel 107 using an RF (Radio Frequency) module (not shown). The radio channel 107 is an additive white Gaussian channel, so that additive white Gaussian noises are added by an adder 109.

[0006] The receiver 120 receives a carrier with the additive white Gaussian noises over the additive white Gaussian channel. The received carrier is converted to a baseband signal through an RF module (not shown). A multiplier 110 compensates for frequency error generated in channel 107 using a frequency correction signal received. An analog to digital converter 115 converts the frequency-corrected analog signal input from the multiplier 110 to digital sample data stream. A serial/parallel converter 111 receives the OFDM symbol in series and outputs N data samples constituting the OFDM symbol in parallel. Though not illustrated, the receiver 120 commonly includes a guard interval remover for removing the guard interval inserted on an OFDM frame unit basis before parallelizing the sample data stream. A fast Fourier transform (FTT) device 112 performs OFDM demodulation on the received sample data carried on the sub-carriers in parallel and converts the respective sub-carriers to the original chip data in the frequency domain. A parallel/

serial converter 113 converts the parallel chip data to serial chip data. A despreader 114 despreads the serial chip data input from the parallel/serial converter 113 to restore the original data.

[0007] Typically in the OFDM transmission system, if local oscillators in the transmitter and the receiver are not tuned to each other, a frequency offset occurs and causes a loss of orthogonality between the sub-carriers. In this case, even a small frequency offset may cause performance degradation of the receiving system. Therefore, in the OFDM/CDMA WATM transmission system, it is necessary to implement frequency synchronization for maintaining orthogonality between the sub-carriers.

[0008] Generally, the frequency synchronization used for a receiver of the OFDM system is performed in two steps, namely, a coarse synchronization and a fine synchronization. The coarse synchronization step removes an initial frequency offset corresponding to multiples of the sub-carrier interval, and the fine synchronization step removes the residual frequency offset remaining after coarse synchronization.

[0009] There are two coarse frequency synchronization techniques; one proposed by Classen & Meyr, and another by Nogami & Nagashima.

[0010] FIGS. 2 to 4 show a frequency synchronization device for the receiver, using the coarse frequency synchronization technique and the fine frequency synchronization technique.

[0011] First, a description will be made regarding the coarse frequency synchronization technique proposed by Classen & Meyr, with reference to FIG. 2.

[0012] The technique proposed by Classen & Meyr uses a test correction frequency, and calculates a correlation between known transmission data and received data while shifting the test correction frequency by a predetermined frequency interval, thereby estimating the frequency offset. This technique uses a property that the correlation value becomes maximum when the test correction frequency is nearest to an actual frequency offset shifted in the actual channel.

Referring to FIG. 2, there is shown a block diagram for detecting the test correction frequency offset. A multiplier 128 compensates for a frequency offset of a received signal using a test correction frequency received. An analog/digital converter (ADC) 129 converts the received analog data to digital data. A guard interval remover 122 removes the guard interval from the received data. A guard interval removing method sets a window having a length of two OFDM symbols and one guard interval, calculates a correlation value while shifting the window by samples, and removes the guard interval beginning at a position where the maximum value starts to be output. An FFT device 124 performs FFT to modulate the sample data output from the multiplier 128, and outputs a chip data stream in common to the despreader, a delay 125 and an estimator 127. The delay 125 delays the chip data for one-chip data length time and then outputs the delayed chip data to the estimator 127. A reference tone pattern generator 126 generates a reference tone having a predetermined pattern known to both the mobile station and the base station, and provides the generated reference tone pattern to the estimator 127.

[0013] The estimator 127 outputs an estimated frequency offset $\hat{f}_e$, by receiving the chip data output from the FFT device 124, the delayed chip data output from the delay 125 and the reference tone pattern output from the reference tone generator 126. That is, the estimator 127 outputs the estimated frequency offset $\hat{f}_e$ using a correlation value between the chip data of the two consecutive subchannels and the reference tone known to the receiver. The estimated frequency offset $\hat{f}_e$ is a factor in determining the test correction frequency.

[0014] The estimator 127 calculates the estimated frequency offset in accordance with Equation (1) below.

$$\hat{f}_e = MAX \left| \sum_{k=1}^L (Z_{l+1,k} \cdot Z_{l,k}) (X_{l+1,k+s} \cdot X_{l,k+s}) \right| \quad \dots (1)$$

where $\hat{f}_e$ denotes the estimated frequency offset, $Z_{1,k}$ and $Z_{l+1,k}$ denote the chip data of the consecutive sub-carriers, $X_{1,k}$ denotes the data stream previously known to the receiver during data reception, 's' denotes the frequency shift for sync estimation, 'l' denotes an index of the sample data, and 'k' denotes an index of the OFDM symbol. It is noted from Equation (1) that the two consecutive chip data exist in the same OFDM symbol.

[0015] Referring to FIG. 3, a description will now be made regarding the coarse frequency synchronization technique proposed by Nogami & Nagashima. An analog to digital converter (ADC) 131 converts analog data received from a multiplier 140 to digital sample data. A guard interval remover 133 removes from the received data a guard interval which is used for distinguishing the received sample data and for preventing interference between the symbols. An FFT device 135 performs a FFT on the sample data output from the ADC 131, and outputs a chip data stream to both a despreader and a correlator 139. A reference tone pattern generator 137 generates a predetermined reference tone pattern and provides correlator 139 with the reference tone pattern. The correlator 139 outputs an estimated frequency offset $\hat{f}_e$ using the chip data output from the FFT device 135 and the reference tone pattern output from the reference

tone pattern generator 137.

[0016] The coarse frequency synchronization technique proposed by Nogami & Nagashima is different from the technique proposed by Classen & Meyr in that a correlation value between one data sample and a reference tone known to the receiver is used for frequency synchronization instead of a correlation value between two consecutive data samples and the reference tone.

[0017] The estimated frequency offset according to the technique proposed by Nogami & Nagashima is calculated by Equation (2) below.

$$\hat{f}_e = \text{MAX} \left| \sum_{k=1}^L (Z_{l+1} \cdot X_{l,k+s}) \right| \dots (2)$$

[0018] In addition to the coarse frequency synchronization techniques, there are two fine frequency synchronization techniques; one proposed by Daffara & Adami, and another by Moose.

[0019] The technique proposed by Daffara & Adami acquires fine frequency synchronization using a property of the transmission signal, namely that when there exists no frequency offset, a signal in the guard interval of the received signal is identical to the original signal. In addition, when there exists a frequency offset, a signal in the guard interval and the original signal have different phases due to the frequency offset, and finally, when the signal in the guard interval is multiplied by the original signal, an imaginary part of the resulting value contains information about the frequency offset. The present invention removes the residual frequency offset according to this property.

[0020] Referring to FIG. 4, a description will now be made regarding the fine frequency synchronization technique. A bandpass filter 141 filters analog data and only permits a frequency band that is proper for the system to pass. A multiplier 143 multiplies the filtered received data by the test correction frequency in order to correct a fine frequency offset. An ADC 145 converts the frequency offset-corrected analog data output from multiplier 143 to digital OFDM frame data. A guard interval remover 153 removes the guard interval included in the OFDM frame from the OFDM frame output from the ADC 145, and outputs OFDM symbols. An FFT device 155 parallelizes the OFDM symbols output from the guard interval remover 153 into N data samples, and performs FFT on the N data samples to output N-chip data.

[0021] A frequency detector 147 detects a frequency error for compensating for the fine frequency offset. The frequency detector 147 can detect the frequency error through either a path 'a' or a path 'b'.

[0022] The frequency error detection through the path 'a' uses the guard interval. More specifically, the frequency detector 147 detects the guard interval from the OFDM frame output from the ADC 145. The detected guard interval is compared with a sample data interval in order to detect the frequency error. The sample data interval was used to generate the guard interval out of pure sample data.

[0023] Frequency error detection through the path 'b' uses the fast Fourier transformed-chip data from FFT 155. For frequency error detection through the path 'b', a carrier extractor 157 is required. The carrier extractor 157 extracts pilot chip data that is inserted in the chip data stream output from the FFT 155 and provides the frequency detector 147 with the extracted pilot chip data. The frequency detector 147 then detects the frequency error by comparing the pilot chip data with a known signal.

[0024] The technique proposed by Daffara & Adami uses the 'a' path wherein the frequency detector 147 uses the guard interval from the digital data output from the ADC 145 and outputs an estimated fine frequency offset calculated by

$$\hat{f}_e = \frac{1}{L} \sum_{i=1}^L \text{Im} Z_{l,N-i} \cdot Z_{l,-i}^* \dots (3)$$

where N denotes the sample number of OFDM symbol, and i denotes the sample number in the guard interval.

[0025] The technique proposed by Moose uses the 'b' path wherein the frequency detector 147 receives the pilot signal from the FFT device 155 through the carrier extractor 157 and outputs an estimated fine frequency offset calculated by

$$\hat{f}_e = \frac{1}{2\pi} \tan^{-1} \left\{ \frac{\sum_{k=1}^L \text{Im}(Z_{l+1,k} \cdot Z_{l,k}^*)}{\sum_{k=1}^L \text{Re}(Z_{l+1,k} \cdot Z_{l,k}^*)} \right\} \dots (4)$$

where L denotes the sample number used when estimating the frequency error.

[0026] The estimated fine frequency offset detected by the frequency detector 147 through path 'a' or 'b' is input to a voltage controlled oscillator (VCO) 151 through a lowpass filter 149. The voltage controlled oscillator 151 generates the test correction frequency depending upon the estimated fine frequency offset and provides the generated test correction frequency to the multiplier 143.

[0027] The guard interval based (GIB) fine frequency synchronizing technique through the path 'a' is implemented at a pre-FFT stage, and the pilot signal based fine frequency synchronizing technique (or maximum likelihood estimation (MLE)) through the path 'b' is implemented at a post-FFT stage.

[0028] If a test correction frequency offset is $\hat{f}_e$, then the received baseband signal can be expressed as $x(t)e^{j2\pi\hat{f}_e t}$.

At this point, in the GIB algorithm, the phase difference between two samples is constantly $2\pi\hat{f}_e t$. However, in the MLE algorithm, the phase difference between two samples is $2\pi\hat{f}_e t$ which is affected by the length of the guard interval.

[0029] As described above, the conventional coarse frequency synchronization technique is susceptible to channel noises, therefore, it is difficult to guarantee the system performance.

[0030] Further, the fine frequency synchronization is locked at a sub-carrier which is located nearest to a position of the residual frequency offset. However, when the residual frequency offset has a value of about $\pm 0.5\%$ of the sub-carrier interval, the conventional fine frequency synchronization technique cannot acquire synchronization.

[0031] Moreover, the MLE algorithm processes the data at the post-FFT stage, thereby causing a delay in acquiring synchronization. This delay will increase the time required for synchronization acquisition.

SUMMARY OF THE INVENTION

[0032] It is the object of the present invention to increase the receiver performance.

[0033] This object is solved by the invention as defined in the independent claims. Embodiments of the invention are given by the dependent claims.

[0034] It is another advantage of the present invention to provide a frequency synchronizing device for acquiring accurate synchronization by performing frequency synchronization in the steps of coarse, regular and fine frequency synchronization in a time domain in an OFDM/CDMA system.

[0035] To achieve the above object, there is provided a frequency synchronizing device for an OFDM/CDMA communication system which exchanges data using an OFDM frame including OFDM symbols each comprised of a plurality of data samples, and a guard interval inserted at the head of each symbol to prevent interference between the symbols. The frequency synchronizing device comprises a frequency corrector for compensating for a frequency offset of the received analog data according to a frequency correction signal; an analog/digital converter for converting the received analog data to an OFDM frame; and a frequency synchronizer for sequentially estimating coarse, regular and fine frequency offsets, and provide the frequency corrector with the frequency correction signal corresponding to the estimated frequency offsets.

[0036] The above and other objects, features and advantages of the present invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings in which:

FIG. 1 is a block diagram illustrating a general OFDM/CDMA system;

FIG. 2 is a block diagram illustrating a coarse frequency synchronizing device in the general OFDM/CDMA system;

FIG. 3 is a block diagram illustrating another coarse frequency synchronizing device in the general OFDM/CDMA system;

FIG. 4 is a block diagram illustrating a fine frequency synchronizing device in the general OFDM/CDMA system; and

FIG. 5 is a block diagram illustrating a frequency synchronizing device for a receiver in an OFDM/CDMA system according to an embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0037] A preferred embodiment of the present invention will be described herein below with reference to the accompanying drawings. In the following description, well-known functions or constructions are not described in detail since they would obscure the invention in unnecessary detail.

[0038] Referring to FIG. 5, there is shown a frequency synchronizing device for an OFDM/CDMA system according to an embodiment of the present invention. A bandpass filter 160 filters received analog data. A frequency corrector 161 compensates for a frequency offset of the bandpass filtered data according to a first and a second frequency correction signal and a control signal. An ADC 162 converts the received frequency offset-compensated analog data to digital sample data, and provides the digital sample data to a guard interval remover 163. The guard interval remover 163 removes a guard interval which is inserted on a OFDM frame unit basis, from the sample data. A frequency synchronizer 200 calculates an estimated frequency offset for coarse, regular and fine frequency synchronizing depending on a signal output from the ADC 162, and outputs the first and second frequency correction signals according to the estimated frequency offsets.

[0039] Now, Reference will be made describing a coarse, regular and fine frequency synchronizing method, respectively.

[0040] With regard to the coarse frequency synchronizing method, a controller 195 controls the overall operation of the frequency synchronizing device. In particular, the controller 195 outputs a coarse delay signal for performing initial coarse frequency synchronization, outputs a regular delay signal after acquiring coarse frequency synchronization, and outputs a fine delay signal after acquiring regular frequency synchronization. A delay 164 delays an OFDM frame output from the ADC 162 for a predetermined time. The delay time is identical to one-OFDM frame time. A guard interval/carrier extractor 166 receives the OFDM frame output from the ADC 162 and the OFDM frame output from the delay 164, and extracts therefrom copy data to create the above guard interval and a guard interval in the original OFDM symbol. A shift index generator 165 outputs a shift index of an integer according to the coarse delay signal output from the controller 195, and upon receipt of the regular delay signal, outputs a shift index of 1/10 unit. A coarse frequency synchronizer 180 is comprised of the following: a correlation value detector 167, a minimum/maximum value (MIN/MAX) detector 168, and an adder 169. Correlation value detector 167 receives the guard interval and the copy data from the interval/carrier extractor 166 and the shift index value from the shift index generator 165, and extracts a correlation value while shifting the guard interval and the copy data on a sample data unit basis. The extracted correlation value is provided to a minimum/maximum value (MIN/MAX) detector 168. The MIN/MAX detector 168 detects the maximum or minimum value of the correlation value input from the correlation value detector 166 according to the delay signal output from the controller 195. For coarse frequency synchronization, the MIN/MAX detector 168 detects the minimum value according to the coarse delay signal input from the controller 195. The minimum value detected at this point is a coarse estimation signal. Further, upon detection of the minimum value, the MIN/MAX detector 168 informs the controller 195 of detection of the minimum value.

[0041] When there exists a frequency offset, the received signal is shifted overall, so that noises are inserted in the guard interval. By using this property, the coarse frequency offset is estimated in the guard interval/carrier extractor 166, the correlation value detector 167 and the MIN/MAX detector 168. The estimated frequency offset for coarse frequency synchronization by detecting guard interval power in the time domain is calculated by

$$\hat{f}_e = \text{MIN} \left\{ \sum_{k=K_{\text{MIN}}-i}^{K_{\text{MIN}}+1} |Z_{l,k+s}|^2 + \sum_{k=K_{\text{MAX}}+1}^{K_{\text{MAX}}+i} |Z_{l,k+s}|^2 \right\} \quad \dots (5)$$

where i denotes the size of a sliding window, K_{MIN} and K_{MAX} denote the minimum and maximum sub-carrier numbers of FFT, respectively, and Z_l denotes a symbol.

[0042] Second, with regard to the regular frequency synchronizing method, the guard interval/carrier extractor 166 extracts the guard interval and copy data from an OFDM frame output from the ADC 162. The correlation value detector 167 receives the guard interval and copy data from the guard interval/carrier extractor 166 and a shift index having 1/10 length of the sample data from the shift index generator 165, and detects a correlation value while shifting the sample data in the detected guard interval and sample data of the copy data, which is identical to the above sample data, by 1/10 band. The MIN/MAX detector 168 detects a correlation value having the maximum power out of the correlation values detected by the correlation value detector 167, and outputs a regular estimated frequency offset which is a regular estimation signal. The estimated frequency offset for regular frequency synchronization is calculated by

$$\hat{f}_e = \text{MAX} \left\{ \sum_{k=f_{\text{trial}}}^1 (Z_{l+1,k} \cdot Z_{l,k}^*) (X_{l+1,k+s}^* \cdot X_{l,k+s}) \right\} \dots (6)$$

where f_{trial} denotes a compulsory test correction frequency and has a value larger than '0' but smaller than '1'. Once the compulsory test correction frequency interval is selected, the regular frequency offset is determined while increasing it at the unit interval. In Equation (6), Z denotes sample data in the guard interval, and X denotes the copy data.

[0043] After estimation of the coarse frequency offset and the regular frequency offset, the MIN/MAX detector 168 outputs the coarse estimation signal and a regular estimation signal. An adder 169 adds the coarse estimation signal to the regular estimation signal to generate the first frequency correction signal, and provides the first frequency correction signal to the frequency corrector 161.

[0044] With regard to the fine frequency synchronizing method, the guard interval/carrier extractor 166 extracts the guard interval and copy data from an OFDM frame output from the ADC 162, and provides the extracted guard interval and copy data to a frequency detector 170. The fine frequency synchronization is accomplished using a fine frequency synchronizer 190 and is performed after acquiring the coarse and regular frequency synchronization. Fine frequency synchronizer 190 is comprised of frequency detector 170, a lowpass filter 171 and a voltage controlled oscillator (VCO). The GIB frequency synchronization technique described with reference to FIG. 4 is used for the fine frequency synchronization. That is, frequency detector 170, under the control of controller 195, receives the sample data in the guard interval output from the guard interval/carrier extractor 166 and sample data of the copy data, which is identical to the above sample data, to detect a phase difference between the two sample data, and determines the detected phase difference as a fine frequency offset. The frequency detector 170 provides the fine frequency offset to a voltage controlled oscillator (VCO) 172 via a lowpass filter 171. The voltage controlled oscillator 172 and the lowpass filter 171 are controlled by the controller 195. The voltage controlled oscillator 172 generates the second frequency correction signal depending on the fine frequency offset and provides the generated second frequency correction signal to the frequency corrector 161. The fine frequency offset is calculated by

$$\hat{f}_e = \frac{1}{2\pi r} \tan^{-1} \left\{ \frac{\sum_{k=1}^L (Z_{l+1,k} \cdot Z_{l,k}^*)}{\sum_{k=1}^L (Z_{l+1,k} \cdot Z_{l,k}^*)} \right\} \dots (7)$$

[0045] The frequency corrector 161 then corrects a frequency offset of the received signal according to the first frequency control signal output from the adder 169 and the second frequency correction signal output from the voltage controlled oscillator 172, under the control of the controller 195.

[0046] The frequency synchronizing device according to the present invention is unaffected by the noises generated during OFDM transmission and can acquire frequency synchronization at about 1/2 position of the sub-carrier interval in the frequency domain by performing three steps of coarse, regular and fine frequency synchronization. This secures accurate synchronization and increases the performance of the receiver.

[0047] While the present invention has been shown and described with reference to a certain preferred embodiment thereof, it will be understood by those skilled in the art that various changes in form and details may be made thereunto without departing from the scope of the invention as defined by the appended claims.

Claims

1. A frequency synchronizing device for an OFDM/CDMA communication system which exchanges data using an OFDM frame including OFDM symbols each comprised of a plurality of data samples, and a guard interval inserted at the head of each symbol to prevent interference between the symbols, the frequency synchronizing device comprising:

a frequency corrector (161) for compensating for a frequency offset of received analog data according to a frequency correction signal;
an analog/digital converter (162) for converting the received analog data to the OFDM frame; and

a frequency synchronizer (200)

characterized in that

the frequency synchronizer is for sequentially estimating a coarse, a regular and a fine frequency offset, and for providing said frequency corrector with said frequency correction signal corresponding to said estimated coarse, regular and fine frequency offsets;

the frequency synchronizing device further comprises a controller (195) for generating a control signal for sequentially performing coarse, regular and fine frequency synchronization; and the frequency synchronizer comprises:

a guard interval/carrier extractor (166) for extracting the guard interval and copy data from the OFDM frame; a shift index generator (165) for generating a shift index of an integer for shifting the guard interval and the copy data at sample data unit when estimating the coarse frequency offset or generating a shift index of decimal for shifting the guard interval and the copy data at a unit which is smaller than the sample data unit when estimating the regular frequency offset according to the control signal;

a coarse frequency synchronizer (180) for receiving first sample data in the guard interval and second sample data of copy data, and detecting a correlation value between the first and second sample data while shifting the first and second sample data according to the shift index and to a test correction frequency, to output a first frequency correction signal to the frequency corrector; and

a fine frequency synchronizer (190) for performing a phase-locked loop on the first and second sample data provided after coarse frequency synchronization, to output a second frequency correction signal to the frequency corrector.

2. The frequency synchronizing device as claimed in claim 1, wherein said coarse frequency synchronizer comprises:

a correlation value detector (167) for detecting a correlation value while shifting the first and second sample data according to the shift index;

a maximum/minimum value detector (168) for detecting a minimum value out of the correlation values to output a coarse estimation signal when the control signal is a coarse control signal, and detecting a maximum value out of the correlation values to output a regular estimation signal when the control signal is a regular control signal; and

an adder (169) for adding the coarse estimation signal to the regular estimation signal to output the first frequency correction signal to the frequency corrector.

3. The frequency synchronizing device as claimed in claim 2, wherein the coarse estimation signal is calculated by

$$\hat{f}_e = MIN \left\{ \sum_{k=K_{MIN}-i}^{K_{MIN}+1} |Z_{l,k+s}|^2 + \sum_{k=K_{MAX}+1}^{K_{MAX}+i} |Z_{l,k+s}|^2 \right\}$$

wherein K_{MIN} and K_{MAX} denote the minimum and maximum sub-carrier numbers of FFT and Z_l denotes a symbol.

4. The frequency synchronizing device as claimed in claim 2 or 3, wherein the regular estimation signal is calculated by

$$\hat{f}_e = MAX \left\{ \sum_{k=f_{trial}}^1 (Z_{l+1,k} \cdot Z_{l,k}^*) (X_{l+1,k+s}^* \cdot X_{l,k+s}) \right\}$$

wherein f_{trial} denotes the test correction frequency, Z denotes sample data in the guard interval and X denotes the copy data.

5. The frequency synchronizing device as claimed in one of claims 1 to 4, wherein the fine frequency synchronizer further comprises:

a frequency detector (170) for detecting a pilot signal of a carrier output from the guard interval/carrier extractor; a lowpass filter (171) for filtering the pilot signal detected by the frequency detector; and

a voltage controlled oscillator (172) for outputting a second frequency correction signal depending on the pilot signal output from the lowpass filter, to correct the fine frequency offset.

6. The frequency synchronizing device as claimed in claim 5, wherein the second frequency correction signal is a fine estimation offset signal.

7. The frequency synchronizing device as claimed in claim 6, wherein the fine estimation offset signal is calculated by

$$\hat{f}_e = \frac{1}{2\pi\tau} \tan^{-1} \left\{ \frac{\sum_{k=1}^L (Z_{l+1,k} \cdot Z_{l,k}^*)}{\sum_{k=1}^L (Z_{l+1,k} \cdot Z_{l,k}^*)} \right\}$$

8. A frequency synchronizing method for an OFDM/CDMA communication system which exchanges data using an OFDM frame including OFDM symbols each comprised of a plurality of data samples, and a guard interval inserted at the head of each symbol to prevent interference between the symbols, the frequency synchronizing method comprising the steps of:

compensating for a frequency offset of received analog data according to a frequency correction signal by using a frequency corrector; and

converting the received analog data to the OFDM frame by using an analog / digital corrector ,

characterized in that

the frequency synchronizing method further comprises the steps of:

sequentially estimating a coarse, a regular and a fine frequency offset, and providing the frequency corrector with said frequency correction signal corresponding to said estimated coarse, regular and fine frequency offsets;

generating a control signal for sequentially performing coarse, regular and fine frequency synchronization;

extracting the guard interval and copy data from the OFDM frame;

generating a shift index of an integer for shifting the guard interval and the copy data at sample data unit when estimating the coarse frequency offset or generating a shift index of decimal for shifting the guard interval and the copy data at a unit which is smaller than the sample data unit when estimating the regular frequency offset according to the control signal;

receiving first sample data in the guard interval and second sample data of copy data, and detecting a correlation value between the first and second sample data while shifting the first and second sample data according to the shift index and to a Test correction frequency, to output a first frequency correction signal to the frequency corrector adapted to compensate for the frequency offset; and

performing a phase-locked loop on the first and second sample data provided after coarse frequency synchronization, to output a second frequency correction signal to the frequency corrector.

9. The frequency synchronizing method according to claim 8, adapted to operate the frequency synchronizing device of one of claims 1 to 7.

Patentansprüche

1. Frequenzsynchronisiervorrichtung für ein OFDM/CDMA-Kommunikationssystem, das Daten unter Verwendung eines OFDM-Frames austauscht, der OFDM-Symbole, die jeweils aus einer Vielzahl von Daten-Abtastwerten bestehen, und ein Schutzintervall (guard interval) enthält, das am Anfang jedes Symbols eingefügt wird, um eine Interferenz zwischen den Symbolen zu verhindern, wobei die Frequenzsynchronisiervorrichtung umfasst:

eine Frequenzkorrekturereinrichtung (161) zum Kompensieren eines Frequenz-Offsets empfangener analoger Daten entsprechend einem Frequenzkorrektursignal;

einen Analog-Digital-Wandler (162) zum Umwandeln der empfangenen analogen Daten in den OFDM-Frame; und

eine Frequenzsynchronisiereinrichtung (200),

dadurch gekennzeichnet, dass

die Frequenzsynchronisiereinrichtung dazu dient, sequenziell einen Grob-, einen Normal- und einen Fein-Frequenz-Offset zu schätzen und die Frequenzkorrektureinrichtung mit dem Frequenzkorrektursignal zu versorgen, das dem geschätzten Grob-, Normal- und Fein-Frequenz-Offset entspricht;

die Frequenzsynchronisiervorrichtung des Weiteren eine Steuereinrichtung (195) zum Erzeugen eines Steuersignals zum sequenziellen Durchführen von Grob-, Normal- und Fein-Frequenzsynchronisierung umfasst; und die Frequenzsynchronisiereinrichtung umfasst:

eine Schutzintervall-/Träger-Extrahiereinrichtung (166) zum Extrahieren des Schutzintervalls und von Kopiedaten des OFDM-Frame;

eine Verschiebeindex-Erzeugungseinrichtung (165) zum Erzeugen eines Verschiebeindex einer ganzen Zahl zum Verschieben des Schutzintervalls und der Kopiedaten in einer Abtastdateneinheit beim Schätzen des Grob-Frequenz-Offsets oder zum Erzeugen eines Verschiebeindex einer Dezimalzahl zum Verschieben des Schutzintervalls und der Kopiedaten in einer Einheit, die kleiner ist als die Abtastdateneinheit beim Schätzen des Normal-Frequenz-Offsets entsprechend dem Steuersignal; eine Grob-Frequenzsynchronisiereinrichtung (180) zum Empfangen erster Abtastdaten in dem Schutzintervall und zweiter Abtastdaten von Kopiedaten und zum Erfassen eines Korrelationswertes zwischen den ersten und den zweiten Abtastdaten bei gleichzeitigem Verschieben der ersten und der zweiten Abtastdaten entsprechend dem Verschiebeindex und einer Test-Korrekturfrequenz, um ein erstes Frequenzkorrektursignal an die Frequenzkorrektureinrichtung auszugeben; und

eine Fein-Frequenzsynchronisiereinrichtung (190) zum Durchführen einer Phasenregelschleife an den ersten und den zweiten Abtastdaten, die nach einer Grob-Frequenzsynchronisation bereitgestellt werden, um ein zweites Frequenzkorrektursignal an die Frequenzkorrektureinrichtung auszugeben.

2. Frequenzsynchronisiervorrichtung nach Anspruch 1, wobei die Grob-Frequenzsynchronisiereinrichtung umfasst:

eine Korrelationswert-Erfassungseinrichtung (167) zum Erfassen eines Korrelationswertes bei gleichzeitigem Verschieben der ersten und der zweiten Abtastdaten entsprechend dem Verschiebeindex;

eine Maximal-/Minimalwert-Erfassungseinrichtung zum Erfassen eines Minimalwertes aus den Korrelationswerten, um ein Grob-Schätzsignal auszugeben, wenn das Steuersignal ein Grob-Steuersignal ist, und zum Erfassen eines Maximalwertes aus den Korrelationswerten, um ein Normal-Schätzsignal auszugeben, wenn das Steuersignal ein Normal-Steuersignal ist; und

eine Addiereinrichtung (169) zum Addieren des Grob-Schätzsignals zu dem Normal-Schätzsignal, um das erste Frequenzkorrektursignal an die Frequenzkorrektureinrichtung auszugeben.

3. Frequenzsynchronisiervorrichtung nach Anspruch 2, wobei das Grob-Schätzsignal berechnet wird mit:

$$\hat{f}_s = \text{MIN} \left\{ \sum_{k=K_{\text{MIN}}-1}^{K_{\text{MIN}}+1} |Z_{l,k+s}|^2 + \sum_{k=K_{\text{MAX}}+1}^{K_{\text{MAX}}+l} |Z_{l,k+s}|^2 \right\}$$

wobei K_{MIN} und K_{MAX} die Minimal- und Maximal-Teilträger-Zahlen von FFT bezeichnen und Z_l ein Symbol bezeichnet.

4. Frequenzsynchronisiervorrichtung nach Anspruch 2 oder 3, wobei das Normal-Schätzsignal berechnet wird mit:

$$\hat{f}_s = \text{MAX} \left\{ \sum_{k=f_{\text{trial}}}^1 (Z_{l+1,k} \cdot Z_{l,k}^*) (X_{l+1,k+s}^* \cdot X_{l,k+s}) \right\}$$

wobei f_{trial} die Test-Korrekturfrequenz bezeichnet, Z Abtastdaten in dem Schutzintervall bezeichnet und X die Kopiedaten bezeichnet.

5. Frequenzsynchronisiervorrichtung nach einem der Ansprüche 1 bis 4, wobei die Fein-Frequenzsynchronisier-
richtung des Weiteren umfasst:

eine Frequenzerfassungseinrichtung (170) zum Erfassen eines Pilotsignals eines Trägers, der von der Schutz-
intervall-/Träger-Extrahiereinrichtung ausgegeben wird;
ein Tiefpassfilter (171) zum Filtern des durch die Frequenzerfassungseinrichtung erfassten Pilotsignals; und
einen spannungsgesteuerten Oszillator (172) zum Ausgeben eines zweiten Frequenzkorrektursignals in Ab-
hängigkeit von dem von dem Tiefpassfilter ausgegebenen Pilotsignal, um den Fein-Frequenz-Offset zu korri-
gieren.

6. Frequenzsynchronisiervorrichtung nach Anspruch 5, wobei das zweite Frequenzkorrektursignal ein Feinschätzungs-
Offset-Signal ist.

7. Frequenzsynchronisiervorrichtung nach Anspruch 6, wobei das Feinschätzungs-Offset-Signal berechnet wird mit:

$$\hat{f}_e = \frac{1}{2\pi\sigma} \tan^{-1} \left\{ \frac{\sum_{k=1}^L (z_{l+1,k} \cdot z_{l,k}^*)}{\sum_{k=1}^L (z_{l+1,k} \cdot z_{l,k})} \right\}$$

8. Frequenzsynchronisierverfahren für ein OFDM/CDMA-Kommunikationssystem, das Daten unter Verwendung eines
OFDM-Frame austauscht, der OFDM-Symbole, die jeweils aus einer Vielzahl von Abtastdaten bestehen, und ein
Schutzintervall enthält, das am Anfang jedes Symbols eingefügt wird, um Interferenz zwischen den Symbolen zu
verhindern, wobei das Frequenzsynchronisierverfahren die folgenden Schritte umfasst:

Kompensieren eines Frequenz-Offset empfangener analoger Daten entsprechend einem Frequenzkorrektur-
signal unter Verwendung einer Frequenzkorrektureinrichtung; und
Umwandeln der empfangenen analogen Daten in dem OFDM-Frame unter Verwendung eines Analog-Digital-
Vlländlers,

dadurch gekennzeichnet, dass

das Frequenzsynchronisierverfahren des Weiteren die folgenden Schritte umfasst:

sequenzielles Schätzen eines Grob-, eines Normal- und eines Fein-Frequenz-Offset und Versorgen der
Frequenzkorrektureinrichtung mit dem Frequenzkorrektursignal, das dem geschätzten Grob-, Normal- und
Fein-Frequenz-Offset entspricht;

Erzeugen eines Steuersignals zum sequenziellen Durchführen von Grob-, Normal- und Fein-Frequenzsyn-
chronisation;

Extrahieren des Schutzintervalls und von Kopiedaten aus dem OFDM-Frame;

Erzeugen eines Verschiebeindex einer ganzen Zahl zum Verschieben des Schutzintervalls und der Kopie-
daten in einer Abtastdateneinheit beim Schätzen des Grob-Frequenz-Offset oder Erzeugen eines Ver-
schiebeindex einer Dezimalzahl zum Verschieben des Schutzintervalls und der Kopiedaten in einer Einheit,
die kleiner ist als die Abtastdateneinheit beim Schätzen des Normal-Frequenz-Offset entsprechend dem
Steuersignal;

Empfangen erster Abtastdaten in dem Schutzintervall und zweiter Abtastdaten von Kopiedaten und Erfas-
sen eines Korrelationswertes zwischen den ersten und den zweiten Abtastdaten bei gleichzeitigem Ver-
schieben der ersten und der zweiten Abtastdaten entsprechend dem Verschiebeindex und einer Test-
Korrekturfrequenz, um ein erstes Frequenzkorrektursignal an die Frequenzkorrektureinrichtung auszuge-
ben, die zum Kompensieren des Frequenz-Offset eingerichtet ist; und

Durchführen einer Phasenregelschleife an den ersten und den zweiten Abtastdaten, die nach Grob-Fre-
quenzsynchronisation bereitgestellt werden, um ein zweites Frequenzkorrektursignal an die Frequenzkor-
rektureinrichtung auszugeben.

9. Frequenzsynchronisierverfahren nach Anspruch 8, das zum Betreiben der Frequenzsynchronisiervorrichtung nach

einem der Ansprüche 1 bis 7 eingerichtet ist.

Revendications

- 5
1. Dispositif de synchronisation de fréquence pour un système de communication OFDM/CDMA (multiplexage à division de fréquence orthogonale/accès multiple à division de code) qui échange des données à l'aide d'une trame OFDM comprenant des symboles OFDM constitués chacun d'une pluralité d'échantillons de données, et un intervalle de garde inséré à la tête de chaque symbole pour empêcher une interférence entre les symboles, le dispositif de synchronisation de fréquence comprenant :

un correcteur de fréquence (161) pour compenser un décalage de fréquence de données analogiques reçues en fonction d'un signal de correction de fréquence ;

un convertisseur analogique/numérique (162) pour convertir les données analogiques reçues en la trame OFDM ; et

un synchroniseur de fréquence (200),

caractérisé en ce que :

le synchroniseur de fréquence sert à estimer de façon séquentielle un décalage de fréquence grossier, normal et fin, et à délivrer audit correcteur de fréquence ledit signal de correction de fréquence correspondant auxdits décalages de fréquence grossier, normal et fin estimés ;

le dispositif de synchronisation de fréquence comprend de plus un dispositif de commande (195) pour générer un signal de commande pour effectuer de façon séquentielle une synchronisation de fréquence grossière, normale et fine ; et

le synchroniseur de fréquence comprend :

un extracteur d'intervalle de garde/porteuse (166) pour extraire l'intervalle de garde et copier des données à partir de la trame OFDM ;

un générateur d'indice de décalage (165) pour générer un indice de décalage d'un entier pour décaler l'intervalle de garde et les données de copie à une unité de données d'échantillon lors de l'estimation du décalage de fréquence grossier ou générer un indice de décalage d'une décimale pour décaler l'intervalle de garde et les données de copie à une unité qui est plus petite que l'unité de données d'échantillon lors de l'estimation du décalage de fréquence normal en fonction du signal de commande ;

un synchroniseur de fréquence grossier (180) pour recevoir des premières données d'échantillon dans l'intervalle de garde et des deuxièmes données d'échantillon de données de copie, et détecter une valeur de corrélation entre les premières et les deuxièmes données d'échantillon tout en décalant les premières et les deuxièmes données d'échantillon en fonction de l'indice de décalage et d'une fréquence de correction d'essai, afin de délivrer en sortie un premier signal de correction de fréquence au correcteur de fréquence ; et

un synchroniseur de fréquence fin (190) pour réaliser une boucle à phase asservie sur les premières et les deuxièmes données d'échantillon délivrées après la synchronisation de fréquence grossière, afin de délivrer en sortie un deuxième signal de correction de fréquence au correcteur de fréquence.

2. Dispositif de synchronisation de fréquence selon la revendication 1, dans lequel ledit synchroniseur de fréquence grossier comprend :

un détecteur de valeur de corrélation (167) pour détecter une valeur de corrélation lors du décalage des premières et des deuxièmes données d'échantillon en fonction de l'indice de décalage ;

un détecteur de valeur maximale/minimale (168) pour détecter une valeur minimale parmi les valeurs de corrélation afin de délivrer en sortie un signal d'estimation grossier lorsque le signal de commande est un signal de commande grossier, et détecter une valeur maximale parmi les valeurs de corrélation afin de délivrer en sortie un signal d'estimation normal lorsque le signal de commande est un signal de commande normal ; et

un additionneur (169) pour additionner le signal d'estimation grossier au signal d'estimation normal afin de délivrer en sortie le premier signal de correction de fréquence au correcteur de fréquence.

3. Dispositif de synchronisation de fréquence selon la revendication 2, dans lequel le signal d'estimation grossier est calculé par :

$$\hat{f}_e = \text{MIN} \left\{ \sum_{k=K_{\text{MIN}}-1}^{K_{\text{MIN}}+1} |Z_{l,k+s}|^2 + \sum_{k=K_{\text{MAX}}+1}^{K_{\text{MAX}}+3} |Z_{l,k+s}|^2 \right\}$$

où K_{MIN} et K_{MAX} désignent les nombres de sous-porteuses minimal et maximal de transformée de Fourier rapide et Z_1 désigne un symbole.

4. Dispositif de synchronisation de fréquence selon la revendication 2 ou 3, dans lequel le signal d'estimation normal est calculé par :

$$\hat{f}_e = \text{MAX} \left\{ \sum_{k=f_{\text{trial}}}^1 (Z_{l+1,k} \cdot Z_{l,k}^*) (X_{l+1,k+s}^* \cdot X_{l,k+s}) \right\}$$

où f_{trial} désigne la fréquence de correction d'essai, Z désigne les données d'échantillon dans l'intervalle de garde et X désigne les données de copie.

5. Dispositif de synchronisation de fréquence selon l'une des revendications 1 à 4, dans lequel le synchroniseur de fréquence fin comprend de plus :

un détecteur de fréquence (170) pour détecter un signal pilote d'une porteuse délivrée en sortie de l'extracteur d'intervalle de garde/porteuse ;

un filtre passe-bas (171) pour filtrer le signal pilote détecté par le détecteur de fréquence ; et

un oscillateur commandé en tension (172) pour délivrer en sortie un deuxième signal de correction de fréquence en fonction du signal pilote délivré en sortie du filtre passe-bas, afin de corriger le décalage de fréquence fin.

6. Dispositif de synchronisation de fréquence selon la revendication 5, dans lequel le deuxième signal de correction de fréquence est un signal de décalage d'estimation fin.

7. Dispositif de synchronisation de fréquence selon la revendication 6, dans lequel le signal de décalage d'estimation fin est calculé par :

$$\hat{f}_e = \frac{1}{2\pi r} \tan^{-1} \left\{ \frac{\sum_{k=1}^L (Z_{l+1,k} \cdot Z_{l,k}^*)}{\sum_{k=1}^L (Z_{l+1,k} \cdot Z_{l,k}^*)} \right\}$$

8. Procédé de synchronisation de fréquence pour un système de communication OFDM/CDMA (multiplexage à division de fréquence orthogonale/accès multiple à division de code) qui échange des données à l'aide d'une trame OFDM comprenant des symboles OFDM constitués chacun d'une pluralité d'échantillons de données, et un intervalle de garde inséré à la tête de chaque symbole pour empêcher une interférence entre les symboles, le procédé de synchronisation de fréquence comprenant les étapes consistant à :

compenser un décalage de fréquence de données analogiques reçues en fonction d'un signal de correction

de fréquence à l'aide d'un correcteur de fréquence ; et
convertir les données analogiques reçues en la trame OFDM à l'aide d'un convertisseur analogique/numérique,
caractérisé en ce que :

le procédé de synchronisation de fréquence comprend de plus les étapes consistant à :

estimer de façon séquentielle un décalage de fréquence grossier, normal et fin, et délivrer au correcteur de fréquence ledit signal de correction de fréquence correspondant auxdits décalages de fréquence grossier, normal et fin estimés ;
générer un signal de commande pour effectuer de façon séquentielle une synchronisation de fréquence grossière, normale et fine ;
extraire l'intervalle de garde et les données de copie de la trame OFDM ;
générer un indice de décalage d'un entier pour décaler l'intervalle de garde et les données de copie à une unité de données d'échantillon lors de l'estimation du décalage de fréquence grossier ou générer un indice de décalage d'une décimale pour décaler l'intervalle de garde et les données de copie à une unité qui est plus petite que l'unité de données d'échantillon lors de l'estimation du décalage de fréquence normal en fonction du signal de commande ;
recevoir des premières données d'échantillon dans l'intervalle de garde et des deuxièmes données d'échantillon de données de copie, et détecter une valeur de corrélation entre les premières et les deuxièmes données d'échantillon lors du décalage des premières et des deuxièmes données d'échantillon en fonction de l'indice de décalage et d'une fréquence de correction d'essai, afin de délivrer en sortie un premier signal de correction de fréquence au correcteur de fréquence, adapté pour compenser le décalage de fréquence ; et
réaliser une boucle à phase asservie sur les premières et les deuxièmes données d'échantillon délivrées après la synchronisation de fréquence grossière, afin de délivrer en sortie un deuxième signal de correction de fréquence au correcteur de fréquence.

9. Procédé de synchronisation de fréquence selon la revendication 8, adapté pour faire fonctionner le dispositif de synchronisation de fréquence selon l'une des revendications 1 à 7.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

