(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 14 November 2002 (14.11.2002)

PCT

(10) International Publication Number WO 02/091384 A1

- (51) International Patent Classification⁷: G11C 13/00, 11/14, 11/22
- (21) International Application Number: PCT/US02/14236
- **(22) International Filing Date:** 7 May 2002 (07.05.2002)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 60/289,054 7 May 2001 (07.05.2001) US
- (71) Applicant: COATUE CORPORATION [US/US]; 25 Olympia Avenue, Suite B, Woburn, MA 01801 (US).
- (72) Inventors: KRIEGER, Juri, H.; 1454 Beacon Street, Brookline, MA 02446 (US). YUDANOV, Nikolay, F.; 1450 Beacon Street, Apt. 501, Brookline, MA 02446 (US).
- (74) Agents: HANKINS, John, A. et al.; McDermott, Will & Emery, 600 13th Street, N.W., Washington, DC 20005-3096 (US).


- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A MEMORY DEVICE WITH A SELF-ASSEMBLED POLYMER FILM AND METHOD OF MAKING THE SAME



(57) Abstract: A memory device with multi-bit memory cells and method of making the same uses self-assembly to provide polymer memory cells on the contacts to a transistor array. Employing self-assembly produces polymer memory cells at the precise locations of the contacts of the transistor array. The polymer memory cells change resistance values in response to electric current above a specified threshold value. The memory cells retain the resistivity values over time.



WO 02/091384 A1

WO 02/091384 PCT/US02/14236

1

A MEMORY DEVICE WITH A SELF-ASSEMBLED POLYMER FILM AND METHOD OF MAKING THE SAME

RELATED APPLICATIONS

[01] This application contains subject matter related to the subject matter disclosed in copending U.S. Provisional Patent Application Serial No. 60/289,054.

FIELD OF THE INVENTION

[02] The present invention relates to the field of electronic memories, and more particularly, to the structure and formation of a polymer memory.

BACKGROUND OF THE INVENTION

- [03] Current computer processing systems operate on binary data wherein a logic one is represented by a high voltage level (approximately V_{cc} , typically 3.3 or 5 Volts) and logic 0 is represented by a low voltage level (approximately V_{ss} , typically 0 volts or ground). Conventional random access memory cells, such as dynamic (DRAM), charge a cell capacitor to the high voltage level to store a logic one and discharge the capacitor to low voltage level to store a logic zero. During a DRAM read, the voltage on a cell capacitor is differentially sensed against a reference voltage set between V_{cc} and V_{ss} and then, depending on the result, restored by latching the full V_{cc} or V_{ss} level. Data from the cell is similarly output to the periphery and ultimately outside the DRAM device itself by driving various input/output (I/O) lines to approximately V_{cc} or V_{ss} .
- [04] The ever-increasing memory demands require the storing of more bits per DRAM chip to increase storage capacity. The number of bits per DRAM chip can be increased either by increasing the DRAM cell density (i.e., the number of cells per given chip area), or the DRAM cell capacity (i.e., the number of bits stored in each cell). Increasing the DRAM cell density requires the development of an advanced circuit design and fabrication techniques to

pack smaller cells into denser arrays, which is time consuming and requires expensive photolithographic process equipment. Further, as DRAM cells become smaller and the arrays more dense, physical device aspects, such as the charge stored per capacitor, will become limiting factors.

- [05] The memory capacity can be increased, for both volatile memory, such as DRAM, and non-volatile memory such as flash memory, by storing multiple bits per cell. In one approach, more than the traditional two voltage levels can be retained in the storage mechanism of a cell with each voltage level representing a different data value. For example, assume that for a given cell, data can be stored as one of four allowed voltage levels. A voltage of 0V can then be used to represent a two-bit logic word "00", a voltage of approximately 1V to represent a logic "01", a voltage of approximately 2V to represent a logic "10" and a voltage of approximately 3V to represent a logic "11". In this fashion, an NSB and a LSB can be stored in a single cell. The exact voltages and the number of voltage levels used depend on the desired design.
- [06] The actual implementation of multi-valued memory presents a number of problems. For instance, Murotani et al. (1997 IEEE International Solid State Circuit Conference, Digest of Technical Papers, pp. 74-75, 1997) have proposed a 4-level storage device in which both a most significant bit (MSB) and a least significant bit (LSB) can be stored in a single cell as function of capacitor voltage. The MSB is detected by sensing the stored voltage against a reference voltage that is substantially one-half of V_{cc} . After sensing the MSB, the LSB is then sensed against one-half of V_{cc} of offset by approximately one-third V_{cc} . The sign of the offset (+,-) depends on the MSB (1, 0).
- [07] Obtaining an adequate sense signal in such a system disadvantageously requires that the storage capacitor has a large capacitance, which in turn implies a chip area occupied by the storage element or the use of a high dielectric constant material in constructing the capacitor, or possibly a combination of both.
- [08] There is a need for providing an elegant circuit for implementing multi-valued storage with efficient use of chip area.

SUMMARY OF THE INVENTION

- [09] These and other needs are met by embodiments of the present invention, which provide a method of forming a memory cell comprising forming a first electrode and forming a memory element on the first electrode by self-assembly. The memory element comprises a polymer that adheres only to the first electrode and has multiple resistance values that are selectable by exposure of the polymer to an electric field. A second electrode is formed on the first memory element.
- [10] The earlier stated needs are also met by other embodiments of the present invention which provide a memory device comprising an addressable array of transistors and a dielectric layer covering the transistor array. A plurality of contacts toward the transistor array are provided through the dielectric layer, with at least some of the contacts being exposed. Memory elements are formed on at least some of the contacts, with the memory elements being formed only on the contacts and not on the dielectric layer. A common electrode is provided that contacts each of the memory elements.
- [11] A still further aspect of the present invention provides a method of assembling a memory device, comprising the steps of forming an array of transistors and covering these transistors with a dielectric layer. Conductive contacts to the transistors through the dielectric layer are formed. Memory elements with multiple selectable resistance values are formed on the conductive contacts by self-assembly. A common electrode is formed on the memory elements that contacts to each of the memory elements.
- [12] The foregoing and other features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[13] Figure 1 is a schematic depiction of a memory chip constructed in accordance with an embodiment of the present invention.

[14] Figure 2 is a perspective view of a cross-section of a portion of a memory chip in accordance with embodiments of the present invention during one step of the assembly process.

4

- [15] Figure 3 is a side view of the memory array of Figure 2, during one step of the assembly process in accordance with embodiments of the present invention.
- [16] Figure 4 shows the structure of Figure 3 following the deposition of a barrier layer on the conductive plug, in accordance with embodiments of the present invention.
- [17] Figure 5 depicts the structure of Figure 4, following the deposition of an adhesion layer on the barrier layer, in accordance with embodiments of the present invention.
- [18] Figure 6 shows the structure of Figure 5, following the deposition of a polymer memory element on a conductive contact, formed by self-assembly, in accordance with embodiments of the present invention.
- [19] Figure 7 depicts the structure Figure 6, following the formation of a common electrode over the memory elements, in accordance with embodiments of the present invention.
- [20] Figure 8 is a schematic depiction of the self-assembly process, in accordance with embodiments of the present invention.
- [21] Figure 9 depicts a schematic-cross-section of a self-assembled conductive path arrangement, in accordance with embodiments of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

[22] The present invention addresses and solves problems related to the formation of memory cells and memory devices, including that of providing a multi-bit memory cell that increases chip density and can be readily assembled. The present invention achieves this, in part, by providing a memory device with an addressable array of transistors, a dielectric layer covering a transistor array, and a plurality of contacts to the transistor arrays through the dielectric layer. Memory elements are formed on the contacts by a self-assembly process. These memory elements, in embodiments of the invention, comprise a material that changes resistance in response to an applied electric field. Multiple resistance values are selectable

WO 02/091384

PCT/US02/14236

and settable in these memory elements. The multiple resistance values correspond to multiple-bit values in each memory cell. Exemplary materials employed as the memory elements include polyconjugated polymers, phtalocyanine, and porphyrins. The self-assembly method of forming the memory device provides an efficient and elegant method of creating a highly compact memory device with multiple-bit memory cells.

- [23] In a traditional DRAM memory chip, a charge representing a "0" or "1" is stored in a storage capacitor fabricated on a semiconductor wafer. The charge injection into the storage capacitor is controlled by a FET having its source connected to one terminal of the storage capacitor and its drain selectively connected to a power supply, for example, to V_{ss} . The other terminal of the storage capacitor can be connected to a common ground. Such devices and their operation are well known in the art. The storage capacitors, the FET's and the interconnects are defined by photolithography, which is an expensive process.
- [24] The memory device 10 of the present invention includes a number of DRAM cells 12, with each DRAM cell 12 having a transistor 14 and a memory element 16. In the illustrated exemplary embodiment, a total of sixteen DRAM cells 12 are provided. It should be apparent to those of skill in the art, however, that such an arrangement is exemplary only for illustration purposes. Memory devices having a much larger number of DRAM cells in the memory array may be provided. A column decoder 18 and a row decoder 20 are provided in the memory chip to address the individual memory cells.
- [25] An RGA block 22 operates to receive a register address signal (RGA) during a DMA data transfer, for example. This determines the destination for data and generates a dynamic RAM address that selects the location of the data within the memory cells 12.
- [26] Each of the memory cells 16 is connected to a common electrode 38 at one terminal, and the other terminal is connected to the transistor 14 in the individual memory cells 12.
- [27] The circuitry of the memory device depicted in Figure 1 is exemplary only as other circuit arrangements can be employed without departing from the scope of the present invention. In such applications, the memory elements typically formed by storage capacitors are replaced with the multi-bit resistance memory elements of the present invention.

- [28] Figure 2 depicts a cross-sectional perspective view of a portion of the memory chip taken along the cross-section III-III, but without the memory elements 16.
- [29] An exemplary FET is formed on a P-type silicon substrate 22 and the transistor array is formed within and on the substrate 22. Note that the transistors are not depicted in substrate 22 in Figure 1 for illustration purposes. Only the contacts 27 (or conductive plugs} are depicted. These conductive plugs 27 extend to a dielectric layer 33 and end at a recess 32. In practice, the conductive plugs 27 may comprise any suitable conductive material, such as aluminum or copper, for example. In the embodiment described below, it is assumed, however, that the conductive plug 27 comprises aluminum. A barrier layer 30 is provided on top of the conductive plug 27 and will be described in further detail below. Barrier layer 30 comprises a material that prevents interaction between the conductive plug 27 and an adhesion layer that will be formed above the barrier layer 30.
- [30] A common electrode 38 covers the memory cells 12, although the electrode is not depicted in Figure 1 as covering the cells 12 so as not to obscure the underlying structure.
- [31] Referring now to Figure 3, a cross-section of the substrate 22, including the formation of the transistors and the transistor array, is depicted. Source and drain regions 24, 26 are provided along with a gate electrode 28 in the transistors. Contacts 25, 29, 27 are shown as extending to the various elements of the transistors. A gate dielectric layer, such as silicon oxide, is referenced with reference numeral 31. As depicted in Figure 3, the conductive plugs 27 extend from a drain 26, for example, and terminate at the opening of a recess 32 in the dielectric layer 33. Conventional methodology forming the transistor array to this point may be employed.
- [32] A barrier layer 30 as described earlier, is formed on top of the connective plugs 27, as depicted in detail in Fig. 4. The barrier layer 30 comprises a material that prevents interaction between the material of the conductive plug 27 and the adhesion layer or the polymeric material that will be subsequently deposited above it. In embodiments of the invention in which the conductive plug 27 comprises aluminum, the barrier layer 30 may comprise tungsten, for example. Other materials suitable for use as a barrier layer may be employed

without departing from the scope of the invention. The barrier layer 30 needs to be conductive, however.

- [33] Following the deposition of a barrier layer 30 by evaporation, for example, to a thickness of approximately 100Å, for example, a thin adhesion layer 39 is provided on the barrier layer 30 in certain embodiments of the present invention. This is depicted in detail in Fig. 5. The choice of material for the adhesion layer 39 is made so that the molecular film that will be deposited on the adhesion layer 39 will adhere to the adhesion layer 39 and not to the dielectric layer 33. For example, assuming the conductive plug 27 comprises aluminum, and the barrier layer 30 comprises tungsten, as in the exemplary embodiment, an adhesion layer 39 of copper is suitable to serve as an adhesion layer for a number of different molecular films, such as polymethylphenylacetylene, or cupperphtalocyanine. Hence, this specific choice of the thin adhesion layer 39 is dependent upon the molecular film that will be employed. The self-assembly method is employed to cause the molecular and polymer film to adhere only to the adhesion layer 39 and not to the dielectric layer 33. This places the memory elements at precise locations on the contacts connecting to the transistor array.
- [34] As will be described in more detail later, the particular molecular films that are deposited by self-assembly in the present invention have the property of exhibiting a resistivity that is controllably adjustable in response to electric field or current. Once set into a particular resistance state, the memory element will retain that state for a period of time unless the resistance value is erased.
- [35] In order to self-assemble the molecular film on the adhesion layer 39, in embodiments of the invention the memory array or memory device is located in a relatively large volume or chamber or a small volume with a liquid monomer is provided. A monomer gas is also provided in the large volume. The memory cell or memory device is held within this chamber for a period of time, such as three hours, and maintained at a desired temperature range, such as at approximately room temperature. These values are exemplary only as other values may be used depending upon the particular materials employed.
- [36] A number of different materials may be used as the molecular and polymer film. In certain embodiments of the invention, the material is a conjugated polymer. In certain other

WO 02/091384

embodiments, the material is a phtalocyanine. In other embodiments of the invention, the material is a porphyrin. These materials are described in an article by one of the inventors of the present application, entitled "Structural Instability of One-dimensional Systems as a Physical Principal Underlying the Functioning of Molecular Electronic Devices," Journal of Structural Chemistry, Vol. 40, No. 4, 1999 (Ju. H. Krieger). This reference is hereby expressly incorporated by reference into the present application.

- [37] In order to deposit the polymer on the adhesion layer, the present invention provides a self-assembly method in which the memory device or memory cell is placed in a large chamber, as in Figure 8, in which a gas monomer is provided. A relatively small volume of liquid monomer 52 is also placed in the chamber 50. In exemplary embodiments of the invention, the monomer is methylphenylacetylene. The polymerization creates a polymeric film of the conjugated polymer that takes place at the gas, solid interface. This permits forming polymer films from a monomer onto a non-flat and complicated surface, in this case, the contacts of the transistor array.
- [38] In the exemplary embodiment of a monomer of methylphenylacetylene, a conjugated polymeric film of polymethylphenylacetylene is produced, typically with a thickness of approximately 1000Å after the memory cell or memory device has been held in the chamber 50 at room temperature for approximately three hours. The film 35 is depicted in Fig. 6.
- [39] In other embodiments of the invention, the polymeric film 35 that is formed is cupperphtalocyanine. In these embodiments, the monomer gas that is used is tetracyanobenzene.
- [40] These polymeric films and monomers are exemplary only, as those that are skilled in the art will recognize that other polymeric films and monomers for creating such films may be employed without departing from the scope of the invention. As examples of polyconjugated polymers useful in the present invention, the following may be employed: polyparaphenylene, polyphenylvenyene, polyphenylvenyene, polyphenylvenyene or polypyrrole.
- [41] As depicted in Figure 7, after the deposition of the polymer by self-assembly on the conductive contacts to the transistor array, a common electrode is formed over each of the contacts 35. The common electrode 38 may be any suitable conductive material, such as

aluminum, tungsten, gold, copper, etc. The common electrode 38 may be formed by evaporation, for example.

- [42] Once assembled, the memory cells of the present invention have the characteristic that they can assume different resistivity levels in response to the application of electric fields or current. For example, by proper application of a write current, the memory cell is impressed with different selected resistivities. For example, these resistivity levels may be 300 ohms, corresponding to a "00" value, approximately 400 ohms, corresponding to a "01" value, and approximately 650 alms, corresponding to a "11" value. These different resistivity levels are achieved by providing different write currents to the memory cell.
- [43] In addition to its use in forming a memory device, the self-assembly method of the present invention may also be employed to form connecting pads and paths having a reversibly programmable resistance. For example, as seen in Fig.9, a silicon substrate 60 is etched to provide an overhanging rib 62. The overhang can be produced by conventional techniques such as anisotropic chemical etching or ion beam milling. Depositing layer 64 of the exemplary molecular composite material on the surface creates a plurality of electrically isolated pathways to be formed, without requiring photolighographic processes. Such pathways can provide novel ways to selectively interconnect different devices on a chip, since the resistivity of these pathways can be reversibly changed between an "off" state and an "on" state by applying an external electric field or flowing an electric current through the pathway.
- [44] The present invention as described above, provides a memory device that may be readily assembled by self-assembly, and produces multi-bit memory cells on a conventional transistory array. This increases the effective bit storage density of a memory device. The self-assembly method allows polymers of the memory cells to be precisely located at each of the contacts of the transistor array.
- [45] Although the present invention has been described and illustrated in detail, it is to be clearly understood that the same by way of illustration and example only and is not to be taken by way of limitation, the scope of the present invention being limited only by the terms of the appended claims.

WHAT IS CLAIMED IS:

1. A memory device, comprising:

an addressable array of transistors;

a dielectric layer covering the transistor array;

a plurality of contacts to the transistor array through the dielectric layer with at least some of the contacts exposed;

memory elements on at least some of the contacts, with the memory elements being formed only on the contacts and not on the dielectric layer; and

a common electrode contacting each of the memory elements.

- 2. The memory device of claim 1, wherein the contacts include a first conductive material contacting the transistor and extending through the dielectric layer.
- 3. The memory device of claim 2, wherein the memory elements comprise a material that changes resistance in response to an applied electric field.
- 4. The memory device of claim 3, wherein the material is capable of being set to and remaining at one of at least three distinct resistance values.
- 5. The memory device of claim 4, wherein the material has the property of adhering only to the contacts and not to the dielectric layer.
- 6. The memory device of claim 4, wherein the material is a polyconjugated polymer.
- 7. The memory device of claim 6, wherein the polyconjugated polymer is at least one of: polyparaphenlyene, polyphenylvenyene, polyanilinie, polythiophene, or polypyrrole.
- 8. The memory device of claim 4, wherein the material is a polymeric phtalocyanine.
 - 9. The memory device of claim 4, wherein the material is a polymeric porphyrin.
- 10. The memory device of claim 3, wherein the contacts include a conductive plug extending from the transistor towards a top surface of the dielectric layer, a barrier layer on a top of the conductive plug, and an adhesion layer on the barrier layer.
- 11. The memory device of claim 10, wherein the conductive plug comprises aluminum.

conductive contacts by self-assembly; and

WO 02/091384

- 12. The memory device of claim 11, wherein the barrier layer comprises tungsten.
- 13. The memory device of claim 12, wherein the adhesion layer comprises copper or a copper alloy.
- 14. The memory device of claim 13, wherein the material is a polyconjugated polymer.
- 15. The memory device of claim 13, wherein the material is a polymeric phtalocyanine.
- 16. The memory device of claim 13, wherein the material is a polymeric porphyrin.
- 17. The memory device of claim 13, wherein the material is at least one of a polyconjugated polymer, a polymeric phtalocyanine, or a polymeric porphyrin.
- 18. The memory device of claim 17, wherein the common electrode comprises aluminum.
 - 19. A method of assembling a memory device, comprising the steps of:
 forming an array of transistors;
 covering the transistors with a dielectric layer;
 forming conductive contacts to the transistors through the dielectric layer;
 forming memory elements with multiple selectable resistance values on the

forming a common electrode on the memory elements connecting to each of the memory elements.

- 20. The method of claim 19, wherein the step of forming memory elements includes depositing a first material that adheres only to the conductive contacts and not to the dielectric layer.
- 21. The method of claim 20, wherein the first material is a polyconjugated polymer.
- 22. The method of claim 21, wherein the polyconjugated polymer is one of polyparaphenylene, polyphenylvenyene, polyaniline, polythiophene or polypyrrole.

WO 02/091384

- 23. The method of claim 20, wherein the first material is a polymeric phtalocyanine.
 - 24. The method of claim 20, wherein the first material is a polymeric porphyrin.
- 25. The method of claim 19, wherein the step of forming conductive contacts includes forming a conductive plug with a bottom contacting a transistor and a top, forming a barrier layer on the top of the conductive plug, and forming an adhesion layer on the barrier layer.
- 26. The method of claim 25, wherein the step of forming memory elements includes locating the memory device within an enclosed chamber with a liquid monomer.
- 27. The method of claim 26, wherein the step of forming memory elements further includes locating the memory device within an enclosed chamber with a monomer gas.
- 28. The method of claim 27, wherein the liquid monomer and the monomer gas are methylphenylacetylene, and a polyconjugated polymer of polymethylphenylacetylene is formed as the memory elements.
- 29. The method of claim 28, wherein the liquid monomer and the monomer gas are tetracyanobenzene, and cupperphtalocyanine is formed as the memory element.
 - 30. A method of forming a memory cell comprising: forming a first electrode;

forming a memory element on the first electrode by self-assembly, wherein the memory element comprises a polymer that adheres only to the first electrode and having multiple resistance values that are selectable by exposure of the polymer to an electric field; and

forming a second electrode on the memory element.

- 31. The method of claim 30, wherein the polymer is a polyconjugated polymer.
- 32. The method of claim 31, wherein the polyconjugated polymer is one of: polyparaphenylene, polyphenylvenyene, polyaniline, polythiophene or polypyrrole.
 - 33. The method of claim 30, wherein the polymer is a polymeric phtalocyanine.
 - 34. The method of claim 30, wherein the phtalocyanine is cupperphtalocyanine.

WO 02/091384 PCT/US02/14236

13

35. The method of claim 30, wherein the polymer is a polymeric porphyrin.

WO 02/091384 PCT/US02/14236 1/4









Fig. 1




















PCT/US 02/14236

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G11C13/00 G11C11/14 G11C11/22

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) $I\,PC-7-G\,11C$

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, WPI Data, IBM-TDB, INSPEC

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Jalegory	Official of document, with indication, where appropriate, of the relevant passages	Tiolovair to damined
Y	US 6 064 589 A (WALKER DARRYL G)	19
Ą	16 May 2000 (2000-05-16)	1-18
•	column 6, line 3 -column 8, line 46; figures 1,3	
Y	US 5 734 605 A (TEHRANI SAIED N ET AL)	19,21,30
A	31 March 1998 (1998-03-31) abstract	3
Y	DE 196 40 239 A (SIEMENS AG)	19,21
Α	2 April 1998 (1998-04-02)	1-18
•	column 3, line 1-23; figure 1	
	-/	

X Further documents are listed in the continuation of box C.	χ Patent family members are listed in annex.
Special categories of cited documents: A* document defining the general state of the art which is not considered to be of particular relevance E* earlier document but published on or after the international filling date L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) O* document referring to an oral disclosure, use, exhibition or other means P* document published prior to the international filling date but later than the priority date claimed	 "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family
Date of the actual completion of the international search 14 August 2002	Date of mailing of the international search report 26/08/2002
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Gaertner, W

INTERNATIONAL SEARCH REPORT

PCT/US 02/14236

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		FC1703 02/14230	
Category °	Citation of document, with Indication, where appropriate, of the relevant passages	Relevant to claim No.	
Υ	PATENT ABSTRACTS OF JAPAN vol. 010, no. 289 (E-442), 2 October 1986 (1986-10-02) & JP 61 107723 A (HITACHI LTD), 26 May 1986 (1986-05-26) abstract	30	
Y	PATENT ABSTRACTS OF JAPAN vol. 013, no. 125 (P-847), 28 March 1989 (1989-03-28) & JP 63 293729 A (RICOH CO LTD), 30 November 1988 (1988-11-30)	30	
Α	abstract	5,20	
Α	US 4 860 254 A (POTT RICHARD ET AL) 22 August 1989 (1989-08-22) column 5, line 37 -column 6, line 16; figures 1,4	1-35	
E	WO 02 43071 A (THIN FILM ELECTRONICS ASA; JOHANSSON NICKLAS (SE); CHEN LICHUN (SE) 30 May 2002 (2002-05-30) abstract	1-35	

INTERNATIONAL SEARCH REPORT

Information on patent family members

PCT/US 02/14236

Patent document cited in search report	Publication date		Patent family member(s)	Publication date
US 6064589 A	16-05-2000	NONE		
US 5734605 A	31-03-1998	US	5978257 A	02-11-1999
DE 19640239 A	02-04-1998	DE WO	19640239 A1 9814989 A1	02-04-1998 09-04-1998
JP 61107723 A	26-05-1986	JP JP	1915694 C 6030394 B	23-03-1995 20-04-1994
JP 63293729 A	30-11-1988	JP JP	2115075 C 8028000 B	06-12-1996 21-03-1996
US 4860254 A	22-08-1989	DE CA DE EP JP KR	3602887 A1 1276723 A1 3776923 D1 0236696 A2 62185376 A 9411638 B1	06-08-1987 20-11-1990 09-04-1992 16-09-1987 13-08-1987 22-12-1994
WO 0243071 A	30-05-2002	NO WO	20005980 A 0243071 A1	28-05-2002 30-05-2002