



(51) International Patent Classification:

H03F 1/02 (2006.01) *H03F 3/217* (2006.01)
H02M 3/07 (2006.01)

(21) International Application Number:

PCT/US2018/017322

(22) International Filing Date:

08 February 2018 (08.02.2018)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

62/457,480	10 February 2017 (10.02.2017)	US
62/477,086	27 March 2017 (27.03.2017)	US
15/887,644	02 February 2018 (02.02.2018)	US

(71) Applicant: **CIRRUS LOGIC INTERNATIONAL SEMICONDUCTOR, LTD.** [GB/GB]; 7B Nightingale Way, Quartermile, Edinburgh Lothian EH3 9EG (GB).

(72) Inventor; and

(71) Applicant (*for US only*): **KING, Eric J.** [US/US]; 2004 Paramount Ave., Unit A, Austin, Texas 78704 (US).

(72) Inventor: **MELANSON, John L.**; 901 W. 9th Street, #201, Austin, Texas 78703 (US).

(74) Agent: **PREWITT, Brian K.** et al.; JACKSON WALKER L.L.P., 100 Congress Avenue, Suite 1100, Austin, Texas 78701 (US).

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(54) Title: BOOSTED AMPLIFIER WITH CURRENT LIMITING




FIG. 2

(57) Abstract: A boosted amplifier system may include a boost stage configured to boost an input voltage of the boost stage to an output voltage greater than the input voltage and an amplifier stage powered by the output voltage of the charge pump and configured to amplify an input signal to generate an output signal. The boost stage may have input current limiting circuitry for ensuring that an input current of the boost stage is maintained below a current limit and the amplifier stage may have an input for receiving an indication of whether the current-limiting circuitry of the boost stage is activated to maintain the input current of the boost stage below the current limit.



(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report (Art. 21(3))*

BOOSTED AMPLIFIER WITH CURRENT LIMITING

CROSS-REFERENCES AND RELATED APPLICATION

The present disclosure claims benefit of United States Provisional Patent
5 Application Serial No. 62/457,480, filed February 10, 2017, and United States Provisional
Patent Application Serial No. 62/477,086, filed March 27, 2017, which are incorporated
by reference herein in their entirety.

FIELD OF DISCLOSURE

10 The present disclosure relates in general to boosted amplifiers, including without
limitation personal audio devices such as wireless telephones and media players, and
more specifically, to systems and methods for controlling impedance of an amplifier in
order to maintain an input current limit to a boost stage of the boosted amplifier.

15 BACKGROUND

Personal audio devices, including wireless telephones, such as mobile/cellular
telephones, cordless telephones, mp3 players, and other consumer audio devices, are in
widespread use. Such personal audio devices may include circuitry for driving a pair of
headphones or one or more speakers. Such circuitry often includes a power amplifier for
20 driving an audio output signal to headphones or speakers, and the power amplifier may
often be the primary consumer of power in a personal audio device, and thus, may have
the greatest effect on the battery life of the personal audio device. In devices having a
linear power amplifier for the output stage, power is wasted during low signal level
outputs, because the voltage drop across the active output transistor plus the output
25 voltage will be equal to the constant power supply rail voltage. Therefore, amplifier
topologies such as Class-G and Class-H are desirable for reducing the voltage drop across
the output transistor(s) and thereby reducing the power wasted in dissipation by the
output transistor(s).

In order to provide a variable power supply voltage to such a power amplifier, a
30 charge pump power supply may be used, for example such as that disclosed in U.S. Patent
No. 8,311,243, in which an indication of the signal level at the output of the circuit is
used to control the power supply voltage in a Class-G topology. The above-described

topology may raise the efficiency of the audio amplifier, in general, as long as periods of low signal level are present in the audio source. Typically in such topologies, a plurality of thresholds define output signal level-dependent operating modes for the charge pump power supply, wherein a different supply voltage is generated by the charge pump power supply in each mode.

In a typical charge pump power supply, a charge pump may operate in accordance with two non-overlapping clock phases of a switching cycle of the charge pump, with different combinations of connections among an input power source to the charge pump (e.g., a battery), a flying capacitor of the charge pump for storing charge, and an output load capacitor which provides the power supply voltage generated by the charge pump. However, one disadvantage of a charge pump may occur when switching between output voltage modes of the charge pump. In general, the voltage on the flying capacitor of the charge pump may be equal to the voltage of the input power source. If the output voltage is smaller than the sum of the input power source voltage and the flying capacitor voltage during an increase in charge pump ratio, the charge pump may need to source a large inrush current from its power source (e.g., a battery). On the other hand, if the output voltage is greater than the sum of the input power source voltage and the flying capacitor voltage, the charge pump may need to sink large current to its power source. Because of the sizes of capacitors often used in charge pumps, the amount of current that a charge pump may source or sink when switching between modes may not be able to be absorbed by the power source to the charge pump, which may lead to system damage. Accordingly, methods and systems for limiting such switching currents are desirable.

Examples of systems and methods for current limiting in amplifiers with boosted charge pump power supplies, and conditions for initiating such current limiting, are described in U.S. Appl. Ser. No. 15/783,506 filed October 13, 2017, U.S. Appl. Ser. No. 15/800,743 filed November 1, 2017, and U.S. Appl. Ser. No. 15/823,140 filed November 27, 2017, all of which are incorporated by reference herein.

SUMMARY

In accordance with the teachings of the present disclosure, certain disadvantages and problems associated with performance of charge pumps have been reduced or eliminated.

In accordance with embodiments of the present disclosure, a boosted amplifier system may include a boost stage configured to boost an input voltage of the boost stage to an output voltage greater than the input voltage and an amplifier stage powered by the output voltage of the charge pump and configured to amplify an input signal to generate an output signal. The boost stage may have input current limiting circuitry for ensuring that an input current of the boost stage is maintained below a current limit and the amplifier stage may have an input for receiving an indication of whether the current-limiting circuitry of the boost stage is activated to maintain the input current of the boost stage below the current limit.

In accordance with these and other embodiments of the present disclosure, a method may include, in a boosted amplifier system comprising a boost stage configured to boost an input voltage of the boost stage to an output voltage greater than the input voltage and an amplifier stage powered by the output voltage of the charge pump and configured to amplify an input signal to generate an output signal, maintaining an input current of the boost stage below a current limit responsive to a condition for current limiting in the boost stage and receiving at the amplifier stage an indication of whether the current-limiting circuitry of the boost stage is activated to maintain the input current of the boost stage below the current limit.

In accordance with these and other embodiments of the present disclosure, a controller for controlling operation of a boosted amplifier system comprising a boost stage configured to boost an input voltage of the boost stage to an output voltage greater than the input voltage and an amplifier stage powered by the output voltage of the charge pump and configured to amplify an input signal to generate an output signal may be provided. The controller may include an input for receiving a signal indicative of whether a condition exists for current limiting in a boost stage and, responsive to the signal indicating that the condition exists for current limiting in a boost stage, cause the boost stage to maintain an input current of the boost stage below a current limit responsive to a condition for current limiting in the boost stage and communicate to the amplifier stage an indication of whether the current-limiting circuitry of the boost stage is activated to maintain the input current of the boost stage below the current limit.

Technical advantages of the present disclosure may be readily apparent to one having ordinary skill in the art from the figures, description and claims included herein.

The objects and advantages of the embodiments will be realized and achieved at least by the elements, features, and combinations particularly pointed out in the claims.

It is to be understood that both the foregoing general description and the following detailed description are explanatory examples and are not restrictive of the claims set forth in this disclosure.

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete understanding of the example, present embodiments and certain advantages thereof may be acquired by referring to the following description taken in conjunction with the accompanying drawings, in which like reference numbers indicate like features, and wherein:

FIGURE 1 is an illustration of an example personal audio device, in accordance with embodiments of the present disclosure;

FIGURE 2 is a block diagram of selected components of an example integrated circuit, which may be implemented as an audio integrated circuit of the personal audio device depicted in FIGURE 1 or any other suitable device, in accordance with embodiments of the present disclosure;

FIGURE 3 is a block diagram of selected components of an example charge pump power supply, in accordance with embodiments of the present disclosure; and

FIGURE 4 is a block diagram of selected components of an example power amplifier, in accordance with embodiments of the present disclosure.

DETAILED DESCRIPTION

FIGURE 1 is an illustration of an example personal audio device 1, in accordance with embodiments of the present disclosure. Personal audio device 1 is an example of a device in which techniques in accordance with embodiments of the present disclosure may be employed, but it is understood that not all of the elements or configurations embodied in illustrated personal audio device 1, or in the circuits depicted in subsequent illustrations, are required in order to practice the subject matter recited in the claims. Personal audio device 1 may include a transducer such as speaker 5 that reproduces distant speech received by personal audio device 1, along with other local audio events such as ringtones, stored audio program material, injection of near-end speech (i.e., the

speech of the user of personal audio device 1) to provide a balanced conversational perception, and other audio that requires reproduction by personal audio device 1, such as sources from webpages or other network communications received by personal audio device 1 and audio indications such as a low battery indication and other system event
5 notifications. In addition or alternatively, a headset 3 may be coupled to personal audio device 1 for generating audio. As shown in FIGURE 1, a headset 3 may be in the form of a pair of earbud speakers 8A and 8B. A plug 4 may provide for connection of headset 3 to an electrical terminal of personal audio device 1. Headset 3 and speaker 5 depicted in FIGURE 1 are merely examples, and it is understood that personal audio device 1 may be
10 used in connection with a variety of audio transducers, including without limitation, captive or integrated speakers, headphones, earbuds, in-ear earphones, and external speakers.

Personal audio device 1 may provide a display to a user and receive user input using a touch screen 2, or alternatively, a standard LCD may be combined with various
15 buttons, sliders, and/or dials disposed on the face and/or sides of personal audio device 1. As also shown in FIGURE 1, personal audio device 1 may include an audio integrated circuit (IC) 9 for generating an analog audio signal for transmission to headset 3, speaker 5, and/or another audio transducer.

FIGURE 2 is a block diagram of selected components of an example IC 9, which
20 may be implemented as audio IC 9 of personal audio device 1 or any other suitable device, in accordance with embodiments of the present disclosure. As shown in FIGURE 2, a digital signal source 18 (e.g., a processor, digital signal processor, microcontroller, test equipment, or other suitable digital signal source) may supply a digital input signal DIG_IN to a digital-to-analog converter (DAC) 14, which may in turn convert digital
25 input signal DIG_IN into an equivalent analog input signal V_{IN} and communicate analog input signal V_{IN} to a power amplifier stage 16 which may amplify or attenuate the analog input signal V_{IN} and provide an output signal V_{OUT} , which, in embodiments in which digital input signal DIG_IN, analog input signal V_{IN} , and output signal V_{OUT} are audio signals, may operate a speaker, headphone transducer, and/or a line level signal output.
30 However, application of IC 9 as depicted in FIGURE 2 may not be limited to audio applications. In addition, although power amplifier stage 16 is depicted as a single-ended output generating a single-ended audio output signal V_{OUT} , in some embodiments, power

amplifier stage 16 may comprise a differential output, and may thus provide a differential audio output signal V_{OUT} .

In some embodiments, DAC 14 may include a modulator configured to generate analog input signal V_{IN} as a pulse-modulated signal (e.g., a pulse-width modulated signal or a pulse-density modulated signal), in which case power amplifier stage 16 may be implemented as a Class-D amplifier (e.g., as shown in FIGURE 4, discussed in greater detail below).

A charge pump power supply 10 may provide the power supply rail inputs of a supply voltage V_{SUPPLY} to power amplifier stage 16 and may receive a power source input, generally from a battery 12 or other power supply, which may provide an input voltage V_{BATT} to charge pump power supply 10. A control circuit 20 may supply a mode select signal to charge pump power supply 10 that selects an operating mode of charge pump power supply 10 so as to adjust supply voltage V_{SUPPLY} generated by charge pump power supply 10 according to expected and/or actual signal levels at the output of power amplifier stage 16. When low signal levels exist and/or are expected at amplifier output V_{OUT} , mode control circuit 20 may improve the power efficiency of audio IC 9 by varying the supply voltage V_{SUPPLY} in conformity with the output signal V_{OUT} or a signal (e.g., digital input signal DIG_IN) indicative of the output signal V_{OUT} . Accordingly, to maintain power efficiency, at any given time control circuit 20 may select an operating mode from a plurality of operating modes in each operating mode operating charge pump power supply 10 at a different supply voltage, V_{SUPPLY} , wherein the supply voltage V_{SUPPLY} in one operational mode is a rational multiple or ratio of supply voltages of other operational modes.

Also as shown in FIGURE 2, power amplifier stage 16 may be configured to receive current limit indicator signal $LIMIT$ from control circuit 20. As also described in greater detail below, responsive to current limit indicator signal $LIMIT$ indicating that control circuit 20 has applied current limits to charge pump power supply 10, an output impedance of power amplifier stage 16 may be controlled as a reactive protection when control circuit 20 has applied current limits.

FIGURE 3 is a block diagram of selected components of an example charge pump power supply 10, in accordance with embodiments of the present disclosure. Charge pump power supply 10 as shown in FIGURE 3 may be configured to operate in two

modes: a first mode in which the supply voltage V_{SUPPLY} output by charge pump power supply 10 is equal to input voltage V_{BATT} , and a second mode in which the supply voltage V_{SUPPLY} output by charge pump power supply 10 is equal to two times input voltage V_{BATT} . As shown in FIGURE 3, charge pump power supply 10 may include switches 32, 34, 36, and 38, a flying capacitor 40, and a charge pump output capacitor 42.

Each switch 32, 34, 36, and 38 may comprise any suitable device, system, or apparatus for making a connection in an electric circuit when the switch is enabled (e.g., closed or on) and breaking the connection when the switch is disabled (e.g., open or off) in response to a control signal received by the switch. For purposes of clarity and exposition, control signals for switches 32, 34, 36, and 38 are not depicted, although such control signals would be present to selectively enable and disable switches 32, 34, 36, and 38. In some embodiments, a switch 32, 34, 36, and 38 may comprise an n-type metal-oxide-semiconductor field-effect transistor. In these and other embodiments, a switch 32, 34, 36, and 38 may comprise a p-type metal-oxide-semiconductor field-effect transistor. Switch 32 may be coupled between a positive input terminal of charge pump power supply 10 and a first terminal of flying capacitor 40. Switch 34 may be coupled between the positive input terminal of charge pump power supply 10 and a second terminal of flying capacitor 40. Switch 36 may be coupled between a negative input terminal of charge pump power supply 10 and a second terminal of flying capacitor 40. Switch 38 may be coupled between the first terminal of flying capacitor 40 and a first terminal of charge pump output capacitor 42.

Flying capacitor 40 and charge pump output capacitor 42 may each comprise a passive two-terminal electrical component used to store energy electrostatically in an electric field, which may generate a current in response to a time-varying voltage across the capacitor (or vice versa). Charge pump output capacitor 42 may be coupled between the output terminals of charge pump power supply 10, and thus may store supply voltage V_{SUPPLY} output by charge pump power supply 10.

In the first mode, charge pump power supply 10 may operate in a single phase, wherein switch 34 may be disabled and switches 32, 36, and 38 may be enabled during operation, thus charging voltage V_{SUPPLY} on charge pump output capacitor 42 to input voltage V_{BATT} . In the second mode, charge pump power supply 10 may sequentially operate in a charging phase in which switches 32 and 36 are enabled and switches 34 and

38 are disabled, allowing charge transfer from battery 12 to flying capacitor 40, and a transfer phase in which switches 32 and 36 are disabled and switches 34 and 38 are enabled, boosting the voltage on flying capacitor 40 and allowing charge transfer from flying capacitor 40 to charge pump output capacitor 42.

5 Although FIGURE 3 depicts a particular implementation of a charge pump power supply 10 configured to switch between a first mode in which the boost ratio of supply voltage V_{SUPPLY} and input voltage V_{BATT} is 1, and a second mode in which the boost ratio of supply voltage V_{SUPPLY} and input voltage V_{BATT} is 2, the systems and methods herein may generally apply to charge pump power supplies having more than two modes of
10 operation and/or boost ratios other than 1 or 2 (e.g., 1.5, 3, etc.). In addition, although FIGURE 3 depicts a particular implementation of a charge pump power supply 10 having switches 32-38, a single flying capacitor 40, and a charge pump output capacitor 42, the systems and methods herein may generally apply to charge pump power supplies having any suitable topology of switches, one or more flyback capacitors, and one or more load
15 capacitors.

As shown in FIGURES 2 and 3, battery 12 may supply a current I_{IN} to charge pump power supply 10, and charge pump power supply 10 may generate a current I_{SUPPLY} to power amplifier stage 16. As mentioned in the Background section of this application, it may be advantageous to limit the current I_{IN} sourced from or sunk to battery 12 by
20 charge pump power supply 10. Thus, in accordance with methods and systems of the present disclosure, control circuit 20 may also be configured to generate control signals as shown in FIGURE 2 to limit input current I_{IN} . Examples of such current limiting are set forth in U.S. Appl. Ser. No. 15/783,506 filed October 13, 2017, U.S. Appl. Ser. No. 15/800,743 filed November 1, 2017, and U.S. Appl. Ser. No. 15/823,140 filed November
25 27, 2017, all of which are incorporated by reference herein. In addition, control circuit 20 may also be configured to generate control signals as shown in FIGURE 2 to throttle output power, as described in greater detail below.

Thus, in operation, control circuit 20 may control an output power of charge pump power supply 10 by controlling an output voltage generated by the charge pump. In some
30 embodiments, control circuit 20 may limit the output power by controlling supply voltage V_{SUPPLY} generated by charge pump power supply 10 based on a measurement of one or

more variables (e.g., input voltage V_{BATT} , supply voltage V_{SUPPLY} , and/or a multiplication ratio) associated with charge pump power supply 10.

Charge pump power supply 10 and power amplifier stage 16 may together form a boosted amplifier having a first stage or boost stage comprising charge pump power supply 10 and a second stage or amplifier stage comprising power amplifier stage 16. While the foregoing contemplates that the first stage/boost stage is implemented using charge pump power supply 10, it is understood that a first stage/boost stage may be implemented using any suitable circuit capable of boosting voltage V_{BATT} to a higher voltage V_{SUPPLY} . For example, in some embodiments, an inductor-based boost power converter may be used in lieu of charge pump power supply 10 depicted in FIGURES 2 and 3.

FIGURE 4 is a block diagram of selected components of an example power amplifier stage 16, in accordance with embodiments of the present disclosure. In some embodiments, example power amplifier stage 16 of FIGURE 4 may be used to implement power amplifier stage 16 of FIGURE 2. As shown in FIGURE 4, power amplifier stage 16 may include a Class-D amplifier having an output bridge of switches 52, 54, 56, and 58 which are driven by analog input signal V_{IN} (or a derivative thereof). For example, when analog input signal V_{IN} is a pulse-modulated signal, analog driving signal DRIVE may drive switches 52 and 58 while an inverse of analog input signal V_{IN} may drive switches 54 and 56. As shown in FIGURE 2 and described above, power amplifier stage 16 may be configured to receive current limit indicator signal LIMIT from control circuit 20, and, responsive to current limit indicator signal LIMIT indicating that control circuit 20 has applied current limits to charge pump power supply 10, an output impedance of power amplifier stage 16 may be controlled as a reactive protection when control circuit 20 has applied current limits. For example, in some embodiments, responsive to current limit indicator signal LIMIT indicating that control circuit 20 has applied current limits to charge pump power supply 10, power amplifier stage 16 may be set to a high-impedance state. In some embodiments, such high-impedance state may be achieved by forcing switches 52 and 54 to be disabled (e.g., off, open, deactivated) when current limit indicator signal LIMIT indicates that control circuit 20 has applied current limits. In other embodiments, such high-impedance state may be achieved by forcing switches 52,

54, 56, and 58 to be disabled (e.g., off, open, deactivated) when current limit indicator signal LIMIT indicates that control circuit 20 has applied current limits.

Switches 52, 54, 56, and 58 may be implemented in any suitable manner. For example, in some embodiments, each switch 52, 54, 56, and 58 may be implemented
5 using an n-type metal-oxide-semiconductor field-effect transistor.

This disclosure encompasses all changes, substitutions, variations, alterations, and modifications to the exemplary embodiments herein that a person having ordinary skill in the art would comprehend. Similarly, where appropriate, the appended claims encompass all changes, substitutions, variations, alterations, and modifications to the exemplary
10 embodiments herein that a person having ordinary skill in the art would comprehend. Moreover, reference in the appended claims to an apparatus or system or a component of an apparatus or system being adapted to, arranged to, capable of, configured to, enabled to, operable to, or operative to perform a particular function encompasses that apparatus, system, or component, whether or not it or that particular function is activated, turned on,
15 or unlocked, as long as that apparatus, system, or component is so adapted, arranged, capable, configured, enabled, operable, or operative.

All examples and conditional language recited herein are intended for pedagogical objects to aid the reader in understanding this disclosure and the concepts contributed by the inventor to furthering the art, and are construed as being without limitation to such
20 specifically recited examples and conditions. Although embodiments of the present disclosure have been described in detail, it should be understood that various changes, substitutions, and alterations could be made hereto without departing from the spirit and scope of the disclosure.

WHAT IS CLAIMED IS:

1. A boosted amplifier system comprising:
 - a boost stage configured to boost an input voltage of the boost stage to an output voltage greater than the input voltage; and
 - 5 an amplifier stage powered by the output voltage of a charge pump and configured to amplify an input signal to generate an output signal;wherein:
 - the boost stage has input current-limiting circuitry for ensuring that an input current of the boost stage is maintained below a current limit; and
 - 10 the amplifier stage has an input for receiving an indication of whether the current-limiting circuitry of the boost stage is activated to maintain the input current of the boost stage below the current limit.
2. The boosted amplifier system of Claim 1, wherein the amplifier stage
 - 15 comprises an amplifier configured to amplify the input signal in the form of a pulse-modulated signal to generate the output signal.
3. The boosted amplifier system of Claim 2, wherein the amplifier stage is configured to modify its behavior when the indication indicates that the current-limiting
 - 20 circuitry of the boost stage is activated to maintain the input current of the boost stage below the current limit.
4. The boosted amplifier system of Claim 3, wherein:
 - the amplifier stage comprises an output bridge circuit comprising a plurality of
 - 25 switches; and
 - modifying the behavior of the amplifier stage comprises deactivating high-side switches of the output bridge circuit, wherein each high-side switch comprises a switch coupled between the output voltage of the boost stage and an output terminal of the amplifier stage.
 - 30

5. The boosted amplifier system of Claim 4, wherein modifying the behavior of the amplifier stage further comprises deactivating low-side switches of the output bridge circuit, wherein each low-side switch comprises a switch coupled between a ground voltage and an output terminal of the amplifier stage.

5

6. The boosted amplifier system of Claim 1, wherein the boost stage comprises a charge pump power supply.

7. A method comprising, in a boosted amplifier system comprising a boost stage configured to boost an input voltage of the boost stage to an output voltage greater than the input voltage and an amplifier stage powered by the output voltage of a charge pump and configured to amplify an input signal to generate an output signal:

maintaining an input current of the boost stage below a current limit responsive to a condition for current limiting in the boost stage; and

receiving at the amplifier stage an indication of whether current-limiting circuitry of the boost stage is activated to maintain the input current of the boost stage below the current limit.

8. The method of Claim 7, wherein the amplifier stage comprises an amplifier configured to amplify the input signal in the form of a pulse-modulated signal to generate the output signal.

9. The method of Claim 8, further comprising modifying the behavior of the amplifier stage when the indication indicates that the current-limiting circuitry of the boost stage is activated to maintain the input current of the boost stage below the current limit.

10. The method of Claim 9, wherein:

the amplifier stage comprises an output bridge circuit comprising a plurality of switches; and

5 modifying the behavior of the amplifier stage comprises deactivating high-side switches of the output bridge circuit, wherein each high-side switch comprises a switch coupled between the output voltage of the boost stage and an output terminal of the amplifier stage.

11. The method of Claim 10, wherein modifying the behavior of the amplifier
10 stage further comprises deactivating low-side switches of the output bridge circuit, wherein each low-side switch comprises a switch coupled between a ground voltage and an output terminal of the amplifier stage.

12. The method of Claim 7, wherein the boost stage comprises a charge pump
15 power supply.

13. A controller for controlling operation of a boosted amplifier system comprising a boost stage configured to boost an input voltage of the boost stage to an output voltage greater than the input voltage and an amplifier stage powered by the output
20 voltage of a charge pump and configured to amplify an input signal to generate an output signal, the controller comprising:

an input for receiving a signal indicative of whether a condition exists for current limiting in a boost stage; and

25 responsive to the signal indicating that the condition exists for current limiting in a boost stage:

causing the boost stage to maintain an input current of the boost stage below a current limit responsive to a condition for current limiting in the boost stage; and

30 communicating to the amplifier stage an indication of whether current-limiting circuitry of the boost stage is activated to maintain the input current of the boost stage below the current limit.



14. The controller of Claim 13, wherein the amplifier stage comprises an amplifier configured to amplify the input signal in the form of a pulse-modulated signal to generate the output signal.

5 15. The controller of Claim 14, further comprising causing the amplifier stage to modify its behavior when the indication indicates that the current-limiting circuitry of the boost stage is activated to maintain the input current of the boost stage below the current limit.

10 16. The controller of Claim 15, wherein:
the amplifier stage comprises an output bridge circuit comprising a plurality of switches; and
modifying the behavior of the amplifier stage comprises deactivating high-side switches of the output bridge circuit, wherein each high-side switch comprises a switch
15 coupled between the output voltage of the boost stage and an output terminal of the amplifier stage.

17. The controller of Claim 16, wherein modifying the behavior of the amplifier stage further comprises deactivating low-side switches of the output bridge
20 circuit, wherein each low-side switch comprises a switch coupled between a ground voltage and an output terminal of the amplifier stage.

18. The controller of Claim 13, wherein the boost stage comprises a charge
25 pump power supply.



2/2




FIG. 3




FIG. 4

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2018/017322

A. CLASSIFICATION OF SUBJECT MATTER
INV. H03F1/02 H02M3/07 H03F3/217
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H03F H02M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2009/108681 A1 (LITOVSKY ROMAN N [US]) 30 April 2009 (2009-04-30) paragraph [0116] - paragraph [0124]; figure 20 -----	1-3,6-9, 12-15,18



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

3 May 2018

Date of mailing of the international search report

16/05/2018

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Lorenzo, Carlos

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2018/017322

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2009108681 A1	30-04-2009	CN 101842977 A	22-09-2010
		EP 2229725 A2	22-09-2010
		US 2009108681 A1	30-04-2009
		WO 2009058702 A2	07-05-2009
