

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
29 November 2001 (29.11.2001)

PCT

(10) International Publication Number
WO 01/91281 A2

(51) International Patent Classification⁷: **H03F**

(74) Agent: **SCHOENMAKER, Maarten**; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(21) International Application Number: PCT/EP01/04996

(22) International Filing Date: 3 May 2001 (03.05.2001)

(81) Designated States (*national*): JP, KR.

(25) Filing Language: English

(84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

(26) Publication Language: English

(30) Priority Data:
00201826.5 25 May 2000 (25.05.2000) EP

Published:


— without international search report and to be republished upon receipt of that report

(71) Applicant: **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventor: **BERKHOUT, Marco**; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: LEVEL SHIFTER



(57) Abstract: The invention relates to a push-pull amplifier having a level shift circuit to generate different control signals to a driver of a switch. The amplifier has to cope with the voltage limitations of the device. To reduce standby power the level shifter is used. The solution of the invention has as one of the great advantages that only during transitions a current will flow.



WO 01/91281 A2

Level shifter

The invention relates to a push-pull amplifier as described in the preamble of claim 1.

The invention further relates to a level shift circuit for use in such a push-pull amplifier.

5 The invention further relates to a method of level shifting signals.

From the "Proceedings of the IEEE 1995 Custom Integrated Circuits Conference May 1-4, 1995" a push-pull amplifier is known. One of the items of class D amplifier is that the class D amplifier has the cope with the voltage limitations of the device.
10 To reduce standby power dissipation herein a level shifter is proposed.

A disadvantage of this known push-pull amplifier and level shift circuit is that the herein-proposed solution can only be used with complementary power transistors.

15 It is an object of the invention to propose a push-pull amplifier and a level shift circuit, which not have the disadvantages of the known. To this end a class D amplifier according to the invention comprises the features as claimed in claim 1.
One of the great advantages of a push-pull amplifier according to the invention is that this push-pull amplifier has a very low current consumption. This is achieved because only during
20 transitions a current will flow.

Embodiments of the invention are described in the dependent claims.

Herewith a cross-reference is made to the following co-pending applications
25 of the same applicant and of the same date:

"Carrousel handshake" applicant's ref. Nr. ID603908, Application
No. 0 201 818.2

"Silent start" applicant's ref. Nr. ID604681, Application No. 0 201 827.3

"PWM limiter" applicant's ref. Nr. ID604682, Application No. 0 201 828.1

“Demodulation filter” applicant’s ref. Nr. ID604683, Application
No. 0 201 829.9.

These and other aspects of the invention will be apparent from and elucidated
5 with reference to the examples described hereinafter. Herein shows:

Figure 1 schematically an example of a push-pull amplifier,

Figure 2 a circuit with pull down and pull up transistors,

Figure 3 a three phase level shift circuit,

Figure 4 a state transition diagram,

10 Figure 5 a basic four stroke level shift and ledge circuit

Figure 6 a second example of a four-stroke level shift circuit.

Figure 1 shows block-schematic an example of a push-pull amplifier PPA
according to the invention. Via an input unit IU the amplifier receives the input signal. The
15 input unit is coupled to a pulse-width modulator PWM, which is coupled with an output to a
switching unit SU. The switching unit supplies an output signal via a demodulation filter DF
to the output O of the amplifier. The pulse-width modulator is coupled in a feedback loop
with a feedback element RF that is coupled with one side to the output of the switching unit
SU and with the other side to the input of the pulse-width
20 modulator further comprises a first integrator FI and a second integrator SI and a comparator
COM, the input of the first integrator is coupled to the output of the input unit IU and the
input of the second integrator is coupled to an output of the first integrator FI and also
coupled to an oscillator OSC.

25 Instead of two integrators it is also possible to use only one integrator. At the
inverting input of the comparator for example a saw tooth signal can be supplied.

The switching unit SU comprises a switch control unit SCU and a first and
second switch SW1, SW2, respectively. The demodulation filter is in this example shown as
30 an inductance L and a capacitance C can be a second order low-pass demodulation filter, or
higher order demodulation filter.

In order to be robust against process and temperature variations it is
undesirable to let the timing of the switching be determined by on-chip timeconstants.

Therefore, it has been decided to use a handshake procedure to control the switch timing. A circuit is added to both lowside and highside switch that generates a ready signal if the corresponding switch is off. The state of the switch can easily be detected by measuring the gate-source voltage of the DMOS transistor. If it is lower than the threshold voltage the switch is off, if it is higher than the threshold voltage the switch is on. In practice the exact decision level is not very critical. Due to the latch in the driver, the gate-source voltage is either at 0V or at 12V while the transitions between these two levels are very fast.

The handshake procedure forces a specific sequence in which the set and reset signals are generated. To illustrate this, consider the situation that the output of the switching unit is in the low position, i.e. the lowside switch is on and the highside switch is off. In this situation the readylow, resetlow and sethigh signals are low while the readyhigh and resethigh signals are high (I). The value of the setlow signal is not important since the lowside switch has already been set so it will be assumed low. In this situation the handshake logic waits for a transition at the input in. Now the following sequence of events will take place. First, the resetlow signal goes high (II) and the resethigh signal goes low (III). These events can also take place at the same time but for safety an overlap of reset signals is preferred. Following the resetlow signal the lowside switch switches off, the highside driver was already reset, removing the resethigh signal does not affect the highside. When the lowside switch is off the readylow signal will go high. As soon as this happens the sethigh signal goes high (IV). Following sethigh the highside switch switches on. When the highside switch is on the readyhigh signal will go low. As soon as this happens the sethigh signal can be made low again (V). Now the output of the switching unit is in the high position. The transition back to the low position is executed in a similar manner.

In general pull-down transistors are capable of pulling down a node on a higher level almost instantaneously. Pulling down the node back up again can only be done fast indirectly with a "pull-up" transistor as illustrated in figure 2.

In both situations a current source is required to recover to the original situation.

Fast recovery requires large currents. The use of the continuous current sources is undesirable since then these (large) currents flow through the pull down and shutter transistors continuously. Switching of the current sources by cross coupling the circuits results in a regenerative loop, which exhibits the undesired delay described earlier.

The regenerative loop can easily be broken by adding a third signal. Consider the situation shown in figure 3. Three signals Φ_1 , Φ_2 and Φ_3 are sequentially high. If Φ_1 is high it pulls down node N_1 directly through shutter M_2 and pulls up node N_3 indirectly through pull-up M_9 . This switches off pull-up M_6 and leaves N_2 floating (high). Next Φ_2 goes high, pulls down N_2 , pulls up N_1 and switches off M_9 . Next Φ_3 goes high, etc. in this circuit each pull-up transistor is switched off before the corresponding pull-down transistor is switched on and vice versa.

The circuit of figure 3 can also be realized in a four-phase version. Although this seems to be unpractical it starts to make sense when it is considered that the reset signals for the latch are generated by the carousel described above.

The set and reset signals are generated in a predefined sequence by a state machine. It is easy to decode some additional signals in order to drive a four phase level shift as shown in the state transition diagram in figure 4.

These additional signals essentially serve to prepare the driver latch for a set or a reset signal. The actual thing can be done with pull-up transistors.

The main problem in implementing the system (push-pull amplifier) described previously is the transfer of signals between the carousel and the highside driver. The binary signals in the carousel are between the V_{ss} and V_{stabi} rails while the binary signals in the highside driver are between the V_{out} and V_{boot} rails where V_{out} equals V_{ss} or V_{dd} or is in a steep transient between these two levels. Clearly the transfer of the set and reset signals from carousel to highside driver and ready signal from highside driver to carousel has to be insensitive to the voltage transient at the output of the switching unit.

The use of continuous current sources is undesirable since then these (large) currents flow through the pulldown and shutter transistors continuously. Switching of the current sources by cross-coupling the circuits results in a regenerative loop which exhibits the undesired delay described earlier. The regenerative loop can easily be broken by adding a third signal. Consider the situation shown in figure 3. Three signals ϕ_1 , ϕ_2 and ϕ_3 are sequentially high. If ϕ_1 is high it pulls down node N_1 directly through shutter M_2 and pulls up node N_3 indirectly through pull-up M_9 . This switches off pull-up M_6 and leaves N_2 floating (high). Next ϕ_2 goes high, pulls down N_2 , pulls up N_1 and switches off M_9 . Next ϕ_3 goes high, etc. In this circuit each pull-up transistor is switched off before the corresponding pull-down transistor is switched on and vice versa.

Obviously, the circuit in figure 3 can also be realized in a four-phase version. Although this seems to be unpractical it starts to make sense when it is considered that the set and reset signals for the latch are generated by the carousel described in the previous section.

5 The set and reset signals are generated by the carousel described in the previous section. The set and reset signals are generated in a predefined sequence by a state machine. It is very easy to decode some additional signals in order to drive a four-phase level shift as shown in the state transition diagram in Figure 4.

10 The resulting circuit is shown in figure 5 and is called the four-stroke. The name four-stroke is derived from the superficial similarity with the four phases of operation of a four-stroke combustion engine. If the set signal is high the gate of pull-up transistor M_5 is pulled down and the latch is set. Then the discharge signal goes high and the gate of M_5 is pulled up again indirectly. Next the reset signal goes high and pulls down the gate of M_6 ,

15 which resets the latch. Finally, the precharge signal pulls up the gate of M_6 again.

In general, if one of the signals driving the four-stroke is high, the corresponding node is pulled down, the adjacent node is pulled up while the two remaining nodes are floating and thus susceptible to capacitive coupling or leakage currents. Although

20 this is generally undesirable it can cause problems in two cases in particular.

First, as long as the switching unit is disabled, both highside and lowside driver remain reset indefinitely. In this case the gate of M_9 is floating and can assume any voltage. Consequently M_9 may be turned on resulting in a resistive channel between V_{boot} and V_{ss} .

25 Second, consider the following situation. The carousel is in state 110 while the output of the switching unit is on the lowside. When the carousel progresses to state 111 the resethigh signal goes low while the prechargehigh signal goes high, pulling down the gate of M_9 and thus indirectly pulling up the gate of M_6 . Next, after readylow confirmation the carousel progresses to state 101. Consequently the prechargehigh signal goes low while the

30 sethigh signal goes high pulling down the gates of M_5 and M_8 and indirectly pulling up the gate of M_9 leaving the gate of M_6 floating. Because the latch is now set, the output of the switching unit will make a fast transition to the highside. Because of parasitic capacitance it is now possible that the gate of M_6 is pulled down thus opening M_6 is pulled down thus opening M_6 which counteracts the set effect of M_5 .

Both problems can be solved by additional pull-up transistors as shown in figure 6. As can be seen in figure both set and reset signals cause all other nodes to be pulled-up. Note that transistors M_{14} and M_{11} counteract the operation of M_7 and M_9 respectively. In order not to re-create the original problem M_{14} and M_{11} should be made much smaller than M_7 and M_9 . Transistors M_{13} and M_{12} do not influence the switching speed since they are not used to switch but only to maintain the present state.

CLAIMS:

1. Push-pull amplifier having an input for receiving an input signal and an output for supplying an output signal, which push-pull amplifier comprises a pulse width modulator comprising at least two integrators, a comparator and a feed back element, switching unit having at least two switches coupled to the output of the pulse width modulator and a
5 demodulator filter coupled to the output of the switching unit characterized in that a switching unit comprises a four phase level shift circuit for generating four different control signals to at least one driver of at least one switch.
2. Push-pull amplifier as claimed in claim 1 characterized in that the push-pull
10 amplifier is class D amplifier.
3. Level shift circuit for use in a push-pull amplifier as claimed in claim 1.
4. Method of level shifting comprising the steps of generating different control
15 signals to a driver of a switch.




FIG. 1




FIG. 4

4/5




FIG. 5




FIG. 6