

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
27 May 2004 (27.05.2004)

PCT

(10) International Publication Number
WO 2004/045052 A2

(51) International Patent Classification⁷: **H02M**
(21) International Application Number:
PCT/US2003/036095
(22) International Filing Date:
12 November 2003 (12.11.2003)
(25) Filing Language: English
(26) Publication Language: English
(30) Priority Data:
60/425,553 12 November 2002 (12.11.2002) US
10/389,037 14 March 2003 (14.03.2003) US
(71) Applicant (for all designated States except US): **O2MICRO, INC.** [US/US]; 3118 Patrick Henry Drive, Santa Clara, CA 95054 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


(72) Inventors; and
(75) Inventors/Applicants (for US only): **LIPCSEI, Laszlo** [RO/US]; 1550 Maurice Lane #71, San Jose, CA 95129 (US). **POPESCU, Serban-Mihai** [RO/US]; 2143 Violet Way, Campbell, CA 95008 (US).
(74) Agents: **PFLEGER, Edmund, P.** et al.; Grossman Tucker Perreault & Pfleger, PLLC, 55 South Commercial Street, Manchester, NH 03101 (US).

Published:

— without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **CONTROLLER FOR DC TO DC CONVERTER**



(57) Abstract: A controller for a DC to DC converter is configured to provide a PWM signal in a first state during a first time interval based on an input voltage less a voltage level representative of an output voltage of the DC to DC converter. The controller may provide the PWM signal in the first state based on the time it takes to charge an energy storage element of the controller to a predetermined level. The controller may also provide an estimator of a zero inductor current level in an associated inductor when the energy storage element is completely discharged. The controller may also be a digital controller that counts time pulses to provide the PWM signal. A DC to DC converter including such a controller and associated methods are also provided.

CONTROLLER FOR DC TO DC CONVERTER

CROSS REFERENCE TO RELATED APPLICATIONS

5 This application claims the benefit of the filing date of U.S. Provisional Application Ser. No. 60/425,553, filed November 12, 2002, the teachings of which are incorporated herein by reference.

FIELD OF THE INVENTION

10 The present invention relates controllers for DC to DC converters and in particular to controllers for controlling inductor current levels without directly measuring such current levels.

BACKGROUND OF THE INVENTION

15 DC to DC converters are used to convert an input DC voltage to an output DC voltage. Such converters may step down (buck) or step up (boost) the input DC voltage. One type of buck converter is a synchronous buck converter. This converter typically has a controller, driver, a pair of switches, and an LC filter coupled to the pair of switches. The controller provides a
20 control signal to the driver which then drives the pair of switches, e.g., a high side switch and a low side switch. The driver alternately turns each switch ON and OFF thereby controlling inductor current and the output voltage of the DC to DC converter. Such controllers typically utilize a pulse width modulated signal to control the state of the high and low side switches.

25 In general, if the PWM signal is high, the high side switch is ON and the low side switch is OFF. This state of switches will be referred to herein as a "switch ON" state. In this state, the inductor is coupled to the input voltage source. In a buck converter, the input voltage is necessarily greater than the output voltage so there is a net positive voltage across the inductor in this

switch ON state. Accordingly, the inductor current begins to ramp up. If the PWM signal is low, the high side switch is OFF and the low side switch is ON. This state of switches will be referred to as a "switch OFF" state. In a buck converter, there is a net negative voltage across the inductor in this state.

5 Accordingly, the inductor current begins to ramp down during this low side switch OFF state. Hence, the pulse width of the PWM signal determines the time on for the switch ON state and the time off for the switch OFF state. Such pulse width may be adjusted by directly monitoring the inductor current level via a sense resistor or by comparing the output voltage with a reference voltage
10 level.

Accordingly, there is a need in the art for a controller for a DC to DC converter that provides a PWM signal during a first time interval based on an input voltage to the DC to DC converter less a signal representative of the output voltage.

15

BRIEF SUMMARY OF THE INVENTION

A controller for a DC to DC converter consistent with the invention is configured to convert an input voltage to an output voltage. The controller is configured to provide a PWM signal in a first state during a first time interval
20 based on a first signal representative of the input voltage less a second signal representative of the output voltage.

In one embodiment, the controller may include a first current source configured to provide a first current level, and a second current source configured to provide a second current level. The controller may further
25 include an energy storage element configured to be charged by a charging current equal to the second current level less the first current level during the first time interval.

In another embodiment, the controller may include a on-time one shot circuit configured to provide the PWM signal in the first state during the first time interval.

In another aspect of the invention, a method of controlling a pair of switches in a DC to DC converter is provided. The method includes:
5 monitoring a first voltage level representative of an input voltage to the DC to DC converter; monitoring a second voltage level representative of an output voltage of the DC to DC converter; and determining a first time interval to drive a pair of switches to a switch ON state based on a difference between the first
10 signal and the second signal.

In a further embodiment of the invention, a DC to DC converter for converting an input voltage to an output voltage is provided. The DC to DC converter includes: a controller configured to provide a PWM signal in a first state during a first time interval based on a first signal representative of the
15 input voltage less a second signal representative of the output voltage; a driver circuit configured to accept at least the PWM signal and provide a switch driving signal; a pair of switches including a high side switch and a low side switch responsive to the switch driving signal to drive the pair of switches to a switch ON state where the high side switch is ON and the low side switch is
20 OFF when the PWM signal is in the first state; and an inductor coupled to an output of the pair of switches, wherein a current level in the inductor increases in the switch ON state.

BRIEF DESCRIPTION OF THE DRAWINGS

25 Advantages of the present invention will be apparent from the following detailed description of exemplary embodiments thereof, which description should be considered in conjunction with the accompanying drawings, in which:

FIG. 1A is a block diagram of a DC to DC converter including a controller consistent with the present invention;

FIG. 1B is an exemplary table illustrating switch states for the pair of switches of FIG. 1A based on the input PWM signal and low side enable signal;

FIG. 2A is a block diagram of one embodiment of a controller for use with the DC to DC converter of FIG. 1:

FIG. 2B is a plot illustrating the changes in charge level on the energy storage element of the controller of FIG. 2A compared to the associated changes in inductor current levels over similar time intervals;

FIG. 3 is a block diagram of another embodiment of a controller for use with the DC to DC converter of FIG. 1; and

FIG. 4 is a more detailed block diagram of an exemplary delay circuit of FIG. 3.

15 DETAILED DESCRIPTION

FIG. 1A illustrates an exemplary DC to DC converter 100 including a controller 102 consistent with the present invention. The controller 102 consistent with the invention may be utilized with a variety of DC to DC converters. The illustrated DC to DC converter 100 is a synchronous buck converter generally including the controller 102, a driver circuit 104, a pair of switches 106 including a high side switch Q1 and a low side switch Q2, and a low pass filter 108. The low pass filter includes an inductor L and a capacitor C.

The controller 102 is generally configured to provide a PWM signal and a low side switch enable signal (LDR_EN) to the driver circuit 104. Based on such signals, the driver circuit 104 controls the state of the high side switch Q1 and the low side switch O2.

The controller 102 has a target input terminal SLEW where the desired output voltage is set. In the exemplary embodiment of FIG. 1, the slew capacitor C_{slew} charges based on the value of the resistors in the resistor divider $R2/R3$ and the value of the reference voltage REF. Those skilled in the art will recognize various ways to charge the slew capacitor C_{slew} and create the target voltage signal. In this instance, the voltage slews from 0 to a set value due to the slew capacitor C_{slew} . An optional sense resistor $R1$ may be utilized to provide a feedback voltage level to terminals CSN and CSP of the controller 102 representative of the current level through the inductor L. In addition, terminal VFB of the controller 102 may accept a feedback signal representative of the output voltage level V_{out} .

Turning to FIG. 1B, an exemplary table 120 illustrating various switch states of the high side switch Q1 and the low side switch Q2 of FIG. 1A is illustrated for various PWM and LDR_EN signals. If the LDR_EN signal is a digital one as in category 122 of the table 120, then the state of the PWM signal controls the switches Q1 and Q2. For instance, Q1 is ON and Q2 is OFF in this instance 122 if PWM is a digital one. This is referred to as a switch ON state. In addition, Q1 is OFF and Q2 is ON in this instance 122 if PWM is a digital zero. This is referred to as a switch OFF state.

In contrast, if the LDR_EN signal is digital zero and PWM is a digital one, then the switches Q1 and Q2 are in the switch ON state. However, if PWM is a digital zero in this instance, the low side switch Q2 remains open. As such, both the high side switch Q1 and the low side switch Q2 are OFF in this skip state or switch disabled state. The switching side of the inductor L will therefore be left floating in such a skip state.

The inductor L has one end attached to the output DC voltage and the other switch end alternately attached to input voltage V_{in} or ground depending on the state of the switches Q2 and Q1 (switch ON or switch OFF state). In the switch ON state, the inductor is coupled to input voltage V_{in} . Neglecting the

voltage drop across the sense resistor R1 which is quite small, the voltage difference between the terminals of the inductor L is equal to $V_{in} - V_{out}$. In a buck converter, the input voltage V_{in} is necessarily larger than the output voltage V_{out} , so there is a net positive voltage across the inductor and the inductor current ramps up according to equation 1 during the switch ON state.

$$(1) \quad di/dt = (V_{in} - V_{out}) / L = \Delta I / T_{on}$$

In equation 1, V_{in} is the input voltage to the DC to DC converter, V_{out} is the output voltage of the DC to DC converter, T_{on} is the time interval duration that the switches Q1 and Q2 are in the switch ON state, L is the value of the inductor L, and ΔI is the change in the inductor current during T_{on} . During the switch OFF state, the voltage across the inductor L is proportional to V_{out} . In a buck converter in this instance, there is a net negative voltage across the inductor and the inductor current ramps down according to equation 2.

$$(2) \quad di/dt = (V_{out}) / L = \Delta I / T_{off}$$

In equation 2, V_{out} is the output voltage of the DC to DC converter, T_{off} is the time interval duration that the switches Q1 and Q2 are in the switch OFF state, L is the value of the inductor L, and ΔI is the change in the inductor current during T_{off} .

Turning to FIG. 2A, a more detailed block diagram of one embodiment of a controller 200 for use with the DC to DC converter of FIG. 1 is illustrated. In general, the controller 200 provides a digital one PWM signal to place the switches Q1, Q2 in the switch ON state based on a difference between a first signal representative of the input voltage less a second signal representative of the output voltage. The second signal may be a target voltage level signal, e.g., V_{slew} , or it may be an output voltage level signal, e.g., V_{out} . In general, use of a target voltage level signal offers smoother current generation. In a buck converter, the duty cycle of a PWM signal from the controller 200 is generally inversely proportional to the difference between the input voltage and the output voltage or the target voltage. In other words, as this difference

increases, the duty cycle of the PWM signal decreases thereby decreasing the "switch ON" time of the switches Q1 and Q2. Conversely, as the difference between the first signal and second signal decreases, the duty cycle of the PWM signal increases thereby decreasing the "switch OFF" time of the switches Q1
5 and Q2.

In the embodiment of FIG. 2A, such control is generally dictated by charging an energy storage element 202 during a first time interval and discharging the energy storage element 202 during a second time interval. During the first time interval the PWM output signal is a digital one and hence
10 the switches Q1 and Q2 are in the switch ON state and the inductor current rises in proportion to the charge on the energy storage element 202. Once the charge on the energy storage element 202 reaches a predetermined charge threshold level, the PWM signal changes to a digital zero and hence the switches are driven to the switch OFF state. Accordingly, the inductor current
15 then decreases in proportion to the decrease in the charge on the energy storage element 202.

The controller 200 may generally include various current sources I1, I2, and I3 for charging and discharging the energy storage element 202 based on the results of various voltage comparisons by comparators CMP2, CMP3, and
20 CMP4. The first current source I1 is proportional to the output voltage or a target voltage, e.g., V_{slew} , and configured to provide a first current level and the second current source I2 is proportional to the input voltage of the DC to DC converter and configured to provide a second current level. Finally, a third current source I3 is proportional to the output voltage and configured to
25 provide a third current level which is typically, but not necessarily, greater than the first current level. The third current source I3 is not mandatory. However, it helps to filter out the parasitic triggering of a new PWM pulse. If the third current source I3 is not utilized, switch S2 can directly discharge the energy

storage element 202. The controller 200 may also include an output decision circuit 240 to provide the PWM signal to the switch driver circuit.

The controller 200 may further include a first comparator CMP1 that is configured to compare the charge on the energy storage element 202, e.g., capacitor C1, with a second voltage reference V2. The second voltage reference may be a nominal value, e.g., 20 mV in one embodiment, coupled to the positive terminal of the comparator CMP1 such that CMP1 provides a high signal if the charge on the energy storage element is below the nominal V2 value.

10 The output of the comparator CMP1 may be further coupled to NAND gate G1. A SKIP input may also be coupled to another input of the NAND gate G1. If the SKIP signal is digital zero, then the LDR_EN signal is a digital one regardless of the signal from the comparator CMP1 and hence the PWM signal controls the state of the switches Q1, Q2. If however, SKIP is a digital one and
15 the output from CMP1 is digital one, then the output of NAND gate G1 is a digital zero. As such, if PWM is a digital zero, then both switches Q1 and Q2 will be driven OFF.

In operation, the charge on the energy storage element 202 is initially set at zero volts since it is discharged to ground and the output decision circuit 240
20 provides a digital zero PWM signal. When the controller is enabled, the SLEW voltage will start to increase from zero towards the ratio based on R2 and R3. The comparator CMP3 will then sense the SLEW voltage is greater than the feedback voltage VFB, which is representative of the output voltage Vout, and provide a digital one signal to the AND gate G2 of the output decision circuit
25 240.

Since there is no current yet through the inductor L, the comparator CMP4 does not sense an over-current condition and provides a digital one signal to the AND gate G2. In addition, since the charge on the energy storage element 202 element has been discharged to zero volts, the output signal of the

comparator CMP1 is also a digital one when comparing the charge to the nominal voltage threshold V2. As such, all input signals to the AND gate G2 are a digital one and the flip flop 242 is set. At that moment, the PWM signal goes to a digital one and switch S1 is closed.

5 When switch S1 is closed, the energy storage element 202 is charged by a current level equal to the second current level provided by the second current source I2 less the first current level provided by the first current source I1. Advantageously, the first current source I1 may provide a first current level representative of the output voltage, e.g., this may be directly proportional to
10 the output voltage level, e.g., V_{out} , or a target voltage level, e.g., V_{slew} or V_{target} . As such, the energy storage element 202 is charged with a current level proportional to $I(V_{in} - V_{out})$ or $(V_{in} - V_{slew})$.

 The energy storage element 202 is charged until it reaches a predetermined threshold voltage level, e.g., V1 or 2.5 volts in one embodiment.
15 The comparator CMP2 compares the charge on the energy storage element 202 with the predetermined threshold voltage level V1 and provides an output signal to the output decision circuit 240 based on the difference. If the charge on the energy storage element 202 reaches the predetermined threshold voltage level V1, then comparator CMP2 will output a digital one signal to the reset
20 terminal R of the flip flop 242 resetting the flip flop so its output Q is moved to a digital zero and hence the PWM signal is also moved to a digital zero.

 At this time, switch S1 is open since output Q is a digital zero. As such, the energy storage element 202 is now discharged by current source I1. An accelerated discharge of the energy storage element 202 may also occur if the
25 output of the AND gate G3 is a digital one. This occurs if the PWM signal is a digital zero hence one input to the AND gate G3 from the QB terminal of the flip flop 242 is a digital one. In addition, the other input to the AND gate G3 from comparator CMP3 is a digital one if the feedback voltage VFB signal is less than the SLEW voltage. As such, a digital one from the AND gate G3 will close

switch S2. As such, a third current source I3 may also be coupled to the energy storage element 202 to provide an accelerated discharge. In one embodiment, the current source I3 has a value of $10 \times I_{Vout}$, but its value can be adjusted depending on the particular energy storage element 202 and other parameters to find a desired accelerated discharge level. Alternatively, the third current source I3 may be replaced by a short such that switch S2 will discharge the energy storage element to ground.

The voltage level on the energy storage element 202 will continue to be discharged while the PWM signal is a digital zero. It may be discharged at a normal rate or an accelerated rate depending on a comparison of the SLEW voltage with the feedback voltage VFB as provided by comparator CMP3.

Once the voltage level on the energy storage element 202 is discharged to a value less than the nominal threshold level V2 (hence the output of comparator CMP1 is a digital one), and the outputs of comparators CMP3 and CMP4 are also a digital one, a new PWM pulse is generated as the output Q of the flip flop goes to a digital one.

Turning to FIG. 2B in conjunction with FIG. 2A, a plot 203 of the voltage level on the energy storage element 202 over time is illustrated. In addition another plot 205 of the inductor current level in inductor L is illustrated over similar time intervals. For instance, at the start time (t_0) of operation of the controller 200 the charge on the energy storage element is zero volts. Over a first time interval or T_{on} between time t_0 and t_1 when the PWM output signal is a digital one, the voltage level on the energy storage element 202 rises linearly until the charge level reaches a predetermined charge threshold level V1, e.g., 2.5 volts in one embodiment.

As such, T_{on} between time t_0 and t_1 depends on the difference between a signal representative of the input voltage V_{in} and a signal representative of the output voltage, e.g., V_{out} or V_{target} , since the energy storage element 202 is charged during this time interval with a current level equal proportionate to

this difference (current source $I_2 - I_1$). The duration of T_{on} also depends on the threshold voltage level V_1 and the value of the energy storage element 202.

Where the energy storage element is a capacitor C_1 and the second current source is directly proportional to V_{out} , the duration of the T_{on} is given by

5 equation 3 below:

$$(3) T_{on} = C_1 * V_1 / I(V_{in} - V_{out})$$

Where C_1 is the value of the capacitor C_1 , V_1 is predetermined charge threshold level (2.5 volts in one example) and $I(V_{in} - V_{out})$ is the value of the charging current provided by the difference between the second current source
10 I_2 and the first current source I_1 when the second current source is directly proportional to V_{out} .

If the T_{on} as represented in equation (3) is utilized as the T_{on} for the inductor current in equation (1), then equation (1) can be rewritten as

$$(4) \Delta I = (V_{in} - V_{out}) * (C_1 * V_1 / I(V_{in} - V_{out})) / L$$

15 Since $(V_{in} - V_{out}) / I(V_{in} - V_{out})$ is constant then $\Delta I = \text{constant}$ because every other term (L , V_1 , and C_1) is a constant.

As such, during the T_{on} state between t_0 and t_1 , the inductor current rises proportionately to the rise in the voltage level of the energy storage element 202. During a second time interval between t_1 and t_2 , the charge level
20 on the energy storage element is decreased due to discharging. In comparison, the inductor current level also decreases over this time period.

Advantageously, when the charge level on the energy storage element 202 reaches zero, e.g., at time t_2 , the inductor current level at time t_2 should be zero.

As such, the controller 200 also provides a zero crossing inductor current
25 estimator.

The skipping mode when enabled (when the SKIP signal is a digital one) uses this fact that for every PWM pulse the starting inductor current is zero and the energy storage element is completely discharged. When the energy storage element is discharged below the nominal value V_2 , the output of the

comparator CMP1 becomes a digital one. If the skipping mode is enabled then LDR_EN is forced to a digital zero through AND gate G1. So when the inductor current crosses zero, the low side switch Q2 will be OFF as well the high side switch Q1. Therefore, the switching side of the inductor L will be left floating. The skipping mode is useful for light load conditions because a new PWM cycle will start when the load discharges the energy storage element, thus minimizing the Q1 and Q2 switching and conduction losses.

Turning to FIG. 3, another embodiment of a controller 300 consistent with the invention is illustrated. Similar to the embodiment of FIG. 1A, the controller 300 provides a PWM control signal to an associated driver circuit based on the input voltage to the associated DC to DC converter less a signal representative of the output voltage, e.g., Vout or Vtarget. However, rather than charge and discharge an energy storage element, the controller 300 essentially counts blocks of time and provides the appropriate PWM and LDR_EN signal based on such counts.

For instance, the controller 300 may generally include an on-time one shot circuit 302, a low side driver one shot circuit 304, a comparator 306, a time delay circuit 308, and a NOR gate 310. The time delay circuit 308 may be a blanking circuit for generating retriggering of the on-time one shot circuit 302. The one shot circuits 302 and 304 may be triggered by the falling edge of the input signals.

Ideally, the on-time for the one shot circuit 302 is proportional to difference between the input voltage Vin of the DC to DC converter and a target voltage Vtarget for the output of the DC to DC converter and T_{LDR} is proportional to Vtarget as detailed in equation (5).

$$(5) \quad \frac{T_{on}}{T_{LDR}} \cong \frac{V_{in} - V_{target}}{V_{target}}$$

In practice, T_{LDR} is typically chosen to be slightly shorter than suggested by equation (5). There are several ways to produce Ton/T_{LDR}.

Typically, V_{target} is either a fixed value or one changing in discrete steps. Both delays for the one shot circuits 302 and 304 can be digital with the actual delay being a multiple of an elementary time delay, e.g., delay T_o as given by equations (6) and (7) below.

5 (6) $T_{on} = T_{o1} * M$

 (7) $T_{LDR} = T_{o2} * N$

Turning to FIG. 4, an exemplary delay circuit 400 is illustrated for producing the desired delay to maintain a proper time on for the on-time one shot circuit 302. The delay circuit 400 generally includes an oscillator 402 for producing time pulses, a counter 404 for counting the time pulses, and a digital
10 comparator 406 for comparing the counted value to an applicable multiple such as M or N . The comparator thus provides an output signal indicative of whether or not the counter 404 has reached the necessary amount of counts M or N . Therefore, the applicable on time is controlled by counting the number of
15 counts compared to the multiple M or N .

Hence controlling the multiple M and N essentially selects the applicable delay. Since T_{on} is a function of V_{in} and V_{target} and T_{LDR} is a function of V_{target} , there are a couple of ways to control them. In a first case, T_{o1} and T_{o2} are equal and constant. As such, the multiple N may be produced by a lookup
20 table (LUT) from the digital signal that sets V_{target} . The LUT in this instance is one dimensional since various N values correspond to an associated V_{target} value. In the same case where T_{o1} and T_{o2} are equal and constant, the multiple M may be produced by a LUT from both the digital signal that sets V_{target} and a digitalized V_{in} signal. Such a digitalized V_{in} signal may be obtained by
25 utilizing an AD converter on V_{in} . As such, the LUT to produce M in this instance is bi-dimensional since M values correspond to an associated V_{target} and V_{in} values.

In another case, T_{o1} and T_{o2} are not equal. In this case, the multiple N is produced similarly as in the first case if T_{o2} is constant. The multiple M may be

produced by a uni-dimensional LUT having as an input the digital signal that sets V_{target} . However, $To1$ is not longer fixed but a function of either V_{in} or a function of both V_{in} and V_{target} .

5 The embodiments that have been described herein, however, are but some of the several which utilize this invention and are set forth here by way of illustration but not of limitation. It is obvious that many other embodiments, which will be readily apparent to those skilled in the art, may be made without departing materially from the spirit and scope of the invention as defined in the appended claims.

1 What is claimed is:

2 1. A controller for a DC to DC converter configured to convert an input
3 voltage to an output voltage, said controller configured to provide a PWM
4 signal in a first state during a first time interval based on a first signal
5 representative of said input voltage less a second signal representative of said
6 output voltage.

7
8 2. The controller of claim 1, wherein said second signal representative
9 of said output voltage is a target voltage indicative of a desired level of said
10 output voltage.

11
12 3. The controller of claim 1, wherein said second signal representative
13 of said output voltage level is said output voltage.

14
15 4. The controller of claim 1, wherein said first state of said PWM signal
16 drives a pair of switches to a switch ON state, and wherein a current level in an
17 associated inductor increases during said switch ON state.

18
19 5. The controller of claim 1, wherein said controller is further
20 configured to provide said PWM signal in a second state during a second time
21 interval based on said second signal.

22
23 6. The controller of claim 5, wherein said second state of said PWM
24 signal drives a pair of switches to a switch OFF state, and wherein a current
25 level in an associated inductor decreases during said switch OFF state.

26
27 7. The controller of claim 1, wherein said controller is further
28 configured to provide a low side enabling signal having an enabling and

1 disabling state, wherein said PWM signal controls a low side switch of a pair of
2 switches when said low side enabling signal is in said enabling state.

3

4 8. The controller of claim 7, wherein said low side switch is OFF if said
5 enabling signal is in said disabling state.

6

7 9. The controller of claim 1, said controller comprises:

8 a first current source configured to provide a first current level;

9 a second current source configured to provide a second current level;

10 and

11 an energy storage element configured to be charged by a charging
12 current equal to said second current level less said first current level during
13 said first time interval.

14

15 10. The controller of claim 9, wherein said first current level is
16 proportionate to a target output voltage indicative of a desired level of said
17 output voltage and said second current level is proportionate to said input
18 voltage.

19

20 11. The controller of claim 9, wherein said first current level is
21 proportionate to said output voltage and said second current level is
22 proportionate to said input voltage.

23

24 12. The controller of claim 9, wherein said energy storage element
25 comprises a capacitor.

26

27 13. The controller of claim 9, wherein said first state of said PWM signal
28 drives a pair of switches to a switch ON state, and wherein a current level in an
29 associated inductor increases during said switch ON state.

1

2 14. The controller of claim 13, wherein said first time interval has a start
3 time and an end time, said start time occurring when a charge level on said
4 energy storage element is substantially zero and said end time occurring when
5 a charge level on said energy storage element reaches a predetermined charge
6 level threshold.

7

8 15. The controller of claim 14, wherein said start time corresponds to a
9 zero current level of said associated inductor.

10

11 16. The controller of claim 9, wherein said energy storage element is
12 discharged during a second time interval, and wherein said controller provides
13 said PWM signal in a second state during said second time interval.

14

15 17. The controller of claim 16, wherein said second state of said PWM
16 signal drives a pair of switches to a switch OFF state.

17

18 18. The controller of claim 17, wherein a current level in an associated
19 inductor decreases in proportion to a decrease in a voltage level of said energy
20 storage element during said second time interval.

21

22 19. The controller of claim 16, wherein said energy storage element is
23 discharged during said second time interval by said first current level provided
24 by said first current source at a first discharge rate.

25

26 20. The controller of claim 19, further comprising:

27 a third current source proportional to said output voltage and configured
28 to provide a third current level, wherein said third current level is greater than
29 said first current level, and wherein said energy storage element is discharged

1 during said second time interval by said first current source and said third
2 current source at a second discharge rate, where said second discharge rate is
3 greater than said first discharge rate.

4
5 21. The controller of claim 19, further comprising a switch configured to
6 close and discharge said energy storage element during said second time
7 interval at a second discharge rate.

8
9 22. The controller of claim 16, wherein said second time interval has a
10 start time and an end time, said start time occurring when a charge level of said
11 energy storage element reaches a predetermined charge level threshold and
12 said end time occurring when a charge level of said energy storage element is
13 substantially zero.

14
15 23. The controller of claim 9, further comprising an output decision
16 circuit, wherein said output decision circuit is configured to provide said PWM
17 signal based on a charge level on said energy storage element.

18
19 24. The controller of claim 23, wherein said output decision circuit
20 comprises an AND gate and an flip flop, said AND gate having an output
21 coupled to a set terminal of said flip flop, and an output of said flip flop
22 configured to provide said PWM signal.

23
24 25. The controller of claim 9, wherein said controller is further
25 configured to provide a low side enabling signal having an enabling and
26 disabling state, wherein said PWM signal controls a low side switch of a pair of
27 switches when said low side enabling signal is in said enabling state.

28

1 26. The controller of claim 25, wherein said low side switch is OFF if said
2 enabling signal is in said disabling state.

3
4 27. The controller of claim 1, wherein said controller comprises an on-
5 time one shot circuit configured to provide said PWM signal in said first state
6 during said first time interval.

7
8 28. The controller of claim 27, further comprising a delay circuit
9 configured to control said first time interval.

10
11 29. The controller of claim 28, wherein said delay circuit comprises:
12 a counter configured to count pulses and provide a counter output signal
13 representative of a number of counts; and
14 a digital comparator configured to accept said counter output signal and
15 compare said counter output signal to a predetermined multiplier level, said
16 digital comparator stopping said first time interval once said counter output
17 signal reaches said predetermined multiplier level.

18
19 30. The controller of claim 28, wherein said predetermined multiplier
20 level is provided by a look up table.

21
22 31. The controller of claim 30, wherein said look up table is configured to
23 provide one of a plurality of said predetermined multiplier levels based on an
24 associated said input voltage level and an associated target output voltage
25 level.

26
27 32. The controller of claim 27, wherein said controller further comprises a
28 low side switch enable one shot circuit configured to provide a low side
29 enabling signal having an enabling and disabling state, wherein said PWM

1 signal controls a low side switch of a pair of switches when said low side
2 enabling signal is in said enabling state.

3

4 33. The controller of claim 28, wherein said low side switch is OFF if said
5 enabling signal is in said disabling state.

6

7 34. A method of controlling a pair of switches in a DC to DC converter,
8 said method comprising the steps of:

9 monitoring a first voltage level representative of an input voltage to said
10 DC to DC converter;

11 monitoring a second voltage level representative of an output voltage of
12 said DC to DC converter; and

13 determining a first time interval to drive a pair of switches to a switch
14 ON state based on a difference between said first signal and said second signal.

15

16 35. The method of claim 34, wherein said first time interval is based on a
17 time it takes to charge an energy storage element to a predetermined threshold
18 level.

19

20 36. The method of claim 34, wherein said first time interval is based on
21 counting a plurality of pulses.

22

23 37. The method of claim 34, wherein said second voltage level is a target
24 output voltage level indicative of a desired level of said output voltage.

25

26 38. The method of claim 34, wherein said second voltage level is said
27 output voltage of said DC to DC converter.

28

1 39. A DC to DC converter for converting an input voltage to an output
2 voltage, said DC to DC converter comprising:
3 a controller configured to provide a PWM signal in a first state during a
4 first time interval based on a first signal representative of said input voltage less
5 a second signal representative of said output voltage;
6 a driver circuit configured to accept at least said PWM signal and
7 provide a switch driving signal;
8 a pair of switches including a high side switch and a low side switch
9 responsive to said switch driving signal to drive said pair of switches to a
10 switch ON state where said high side switch is ON and said low side switch is
11 OFF when said PWM signal is in said first state; and
12 an inductor coupled to an output of said pair of switches, wherein a
13 current level in said inductor increases in said switch ON state.

14
15 40. The DC to DC converter of claim 39, wherein said controller is further
16 configured to provide said PWM signal in a second state during a second time
17 interval based on said second signal, said driver circuit responsive to said PWM
18 signal in said second state to drive said pair of switches to a switch OFF state
19 where said high side switch is OFF and said low side switch if ON, wherein
20 said current level in said inductor decreases in said switch OFF state.

21
22 41. The DC to DC converter of claim 39, wherein said controller is further
23 configured to provide a low side enabling signal having an enabling and
24 disabling state, wherein said PWM signal controls said low side switch when
25 said low side enabling signal is in said enabling state.

26
27 42. The DC to DC converter of claim 41, wherein said low side switch is
28 OFF in response to said disabling state of said enabling signal.

29

1 43. The DC to DC converter of claim 39, wherein said controller
2 comprises:
3 a first current source configured to provide a first current level;
4 a second current source configured to provide a second current level;
5 and
6 an energy storage element configured to be charged by a charging
7 current equal to said second current level less said first current level during
8 said first time interval.

9
10 44. The DC to DC converter of claim 43, wherein said energy storage
11 element comprises a capacitor.

12
13 45. The DC to DC converter of claim 43, wherein said first time interval
14 has a start time and an end time, said start time occurring when a charge level
15 on said energy storage element is substantially zero and said end time
16 occurring when a charge level on said energy storage element reaches a
17 predetermined charge level threshold, and wherein said start time corresponds
18 to a zero current level of said inductor.

19
20 46. The DC to DC converter of claim 39, wherein said controller
21 comprises an on-time one shot circuit configured to provide said PWM signal in
22 said first state during said first time interval.

FIG. 1A





FIG. 1B

120


LDR_EN = 1				
122	PWM = 1	Q1	ON	SWITCH ON STATE
		Q2	OFF	
	PWM = 0	Q1	OFF	SWITCH OFF STATE
		Q2	ON	
LDR_EN = 0				
124	PWM = 1	Q1	ON	SWITCH ON STATE
		Q2	OFF	
	PWM = 0	Q1	OFF	SKIP STATE
		Q2	OFF	

FIG. 2A




4/6

FIG. 2B



5 / 6

FIG. 3



6/6

FIG. 4

