

(19)
(12)

(KR)
(A)

(51) 。 Int. Cl.⁷
G09G 3/36

(11)
(43)

10-2004-0107124
2004 12 20

(21)

10-2003-0037997

(22)

2003 06 12

(71)

20

(72)

3 958 303

(74)

:

(54) L C D

LCD , LCD ,

LCD , LCD ,

LCD , LCD

4

, , , RGB

- 1 LCD LCD
- 2 -
- 3 TFT-LCD
- 4 LCD

5 LCD
 6 LCD
 7 LCD LCD 2
 -
 1 : LCD 2 : LCD
 3 : LCD LCD 4 : LCD LCD
 5 : - 6 :
 7 : LCD 8 :
 9 : 10 : DE
 11 : LCD 12 : LCD

(Liquid Crystal Display : LCD) , LCD (controller)
 LCD
 (cellular, IMT2000) (PDA) LCD
 , LCD LCD 가 , (PDA)
 LCD 가
 LCD , , 가
 , LCD, LCD LCD TFT(Thin Film Transistor) LCD ,
 LCD STN(Super Twisted Nematic) LCD LCD, LCD
 TFT-LCD , 가
 1 2 LCD LCD
 1 2 LCD(1,2) LCD 2 (3,4)가
 LCD(3) (CPU) (graphic controller) LCD (interface)
 , LCD(4) CDMA(Code Division Multiple Access) (chip) LCD
 LCD , LCD 2
 LCD

[1]

TFT - LCD	STN - LCD
Hsync	CS
Vsync	RS
Clock	WR
Data_Enable	RD
RGB_Data[17:0] [15:0]	Data[7:0] [15:0]
Reset	Reset
	GrayScale_Control_Signal
= 21 23	= 14 22

1 1 LCD(1) TFT - LCD 21 23 가 , LCD(2)
) STN - LCD 14 22 가 , LCD(1) TFT - LCD
LCD(2) STN - LCD 35 , 45 가 .
2 - .
2 LCD(1) LCD(2)
가 , (6) , LCD
, Ground, LCD , LED , , LCD
LCD
, 2 LCD LCD 가 가
가 .
, 가
, LCD
.
, 2 LCD
, LCD , TFT - LCD , LCD
, LCD (Data_Enable)
LCD
LCD
, ,
, ,
.
,
.

LCD LCD LCD TFT LCD LCD TFT-LCD
STN TFT , LCD TFT-LCD

3 TFT-LCD

TFT-LCD 2

[2]

Hsync	
Vsync	Field/Frame
Clock	
Data_Enable	가
RGB_Data[XX:0]	RGB bit , 5,6,5bit 16bit RGB 6bit, 18
Reset	
Hsync, Vsync, Data_Enable	

가 2 LCD 가 LCD 2 가 ,

3

3 (Data_Enable) RGB (Hsync) (Vsync) (Data_Enable)

TFT-LCD 가 , LC

D (Data_Enable)

가 1024*1024 가 LCD 320*240 LCD (buffer) (MUX)

가 LCD

4 LCD

(Data_Enable) 가 RGB (Data_Enable) (Hsync)

(Data_Enable) (Vsync) (DE_Main) (High) (Data_Enable) LCD 가 (Data_Enable)

(DE_Sub) (High) 가 LCD 가

5 LCD

5 4 LCD LCD (Data_Enable)

LCD

LCD LCD (7) (9)

(8) LCD

(8) LCD

(Hsync, Vsync)가 (Mux) (Signal Generator)(9) RGB

(Hsync), (Vsync), (Data_Enable)

6 LCD

6 LCD (DE latch) (10) , (

Hsync), LCD (Vsync), RGB TFT - LCD

LCD (Signal Regenerator)(11)

TFT - LCD

(Data Enable) 가 (High) LCD

LCD가 LCD 가

7 LCD LCD 2

7 LCD (12) LCD(1) LCD(2)가

가 23 25 2 가

3

[3]

, LCD	LCD	LCD
Hsync	DE_Main	DE_Sub
Vsync		
Clock		
RGB_Data[17:0] or [15:0]		
Reset		
#pin = 21 or 23		

3 , LCD 21 23 LCD LCD

23 25 가

[illegible]

LCD 가 .

가 LCD

;

■

(57)

1.

2.

3.

4.


,

5.


4 ,

6.
4 ,



1




2




3




4



5



6



7

