




<p>(51) International Patent Classification ⁶ : H02M 1/12, 3/24</p>	<p>A1</p>	<p>(11) Int WO 9605647A1 (43) International Publication Date: 22 February 1996 (22.02.96)</p>
<p>(21) International Application Number: PCT/US94/14788 (22) International Filing Date: 23 December 1994 (23.12.94) (30) Priority Data: 08/289,485 11 August 1994 (11.08.94) US (71) Applicant: SUNDSTRAND CORPORATION [US/US]; 4949 Harrison Avenue, P.O. Box 7003, Rockford, IL 61125-7003 (US). (72) Inventors: NGUYEN, Vietson; 8125 Royal Oaks Road, Rockford, IL 61107 (US). DHYANCHAND, P., John; 2721 Pelham Road, Rockford, IL 61107 (US). (74) Agent: YATSKO, Michael, S.; 4949 Harrison Avenue, P.O. Box 7003, Rockford, IL 61125-7003 (US).</p>	<p>(81) Designated States: JP, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published With international search report.</p>	

(54) Title: DC CONTENT CONTROL FOR AN INVERTER



(57) Abstract

A control for an inverter having a switch (Q1-Q6) which is operated in accordance with a PWM waveform having spaced rising and falling edges includes circuitry (66) which detects the magnitude (76) and polarity (78) of a DC component in the AC output power produced by the inverter and an adder (64)/subtractor which adjusts at least one of a rising and falling edge of the waveform to reduce the magnitude of the DC component.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

DC CONTENT CONTROL FOR AN INVERTER

Technical Field

The present invention relates generally to inverter controls, and more particularly to a control which controls DC content in the output of an inverter.

5 Background Art

Power inverters have been used in variable-speed, constant-frequency power generating systems to convert DC power on a DC link into AC power for energizing one or more AC loads. Typically, such inverters include switches, such as transistors, which are operated by a control in a pulse-width modulated (PWM) mode to produce a PWM waveform comprising a series of pulses and notches. The waveform is converted into a sinusoidal output waveform by a filter which is coupled to the inverter output.

Ideally, the control should operate the inverter switches so that no DC power is produced in the output. However, operating conditions may cause DC content to be produced in the output of the inverter. This DC content can lead to undesirable consequences when the loads supplied by the inverter cannot tolerate same.

Roe et al. U.S. Patent No. 4,882,120, assigned in the assignee of the instant application, discloses a DC content control for an inverter which detects the magnitude of a DC component in the inverter AC output power and adjusts the time of selected rising and falling edges of switch control waveforms stored in a memory to reduce the magnitude of the DC component. The control utilizes a finite state machine together with timers, logic gates and flip-flops to adjust the rising and/or falling edges.

Sato U.S. Patent No. 4,729,082 discloses a control for a power converter which converts between AC and DC power in a bidirectional manner. In order to eliminate the DC component of current on the AC side of the power converter, the control operates the inverter to produce a DC voltage on the AC side which opposes the direct current component. The

- 2 -

DC voltage is produced in one embodiment by shifting a half-cycle of the AC output waveform by a phase displacement which causes a DC component to be produced in the phase output. There is no clear description in this patent, however, as to how or by what means this is accomplished.

5 **Summary of the Invention**

In accordance with the present invention, a control for an inverter controls DC content in the inverter output in a simple and effective manner.

10 More particularly, according to one aspect of the present invention, a control for an inverter having a switch which is operated in accordance with a waveform having spaced rising and falling edges wherein the inverter produces AC output power includes means for detecting the magnitude and polarity of a DC component in the AC output power. An adder/subtractor is responsive to the detecting means for adjusting at least one of a rising and falling edge of the waveform to reduce the magnitude of the DC component.

15 In accordance with a preferred embodiment, the detecting means comprises a summer which sums a signal representing the DC component with a reference to derive an error signal and an error amplifier coupled to the summer which amplifies the error signal.

20 Still further in accordance with the preferred embodiment, the adder/subtractor includes add/subtract inputs and a control input and the detecting means further includes means for separating the amplified error signal into a magnitude signal, which is coupled to the add/subtract inputs, and a sign signal, which is coupled to the control input.

Still further in accordance with the preferred embodiment, the add/subtract inputs further receive a series of digital words developed by a memory wherein each digital word represents intervals between rising and falling edges of a stored PWM waveform.

25 In accordance with the further aspect of the present invention, a control for a pulse-width modulated (PWM) inverter having a pair of switches which are alternately operated in accordance with a PWM control waveform having rising and falling edges to develop AC

- 3 -

output power includes a memory having a series of digital words stored therein representing intervals between rising and falling edges of a stored PWM waveform and means for detecting the magnitude and polarity of a DC component in the AC output power. An adder/subtractor is provided having a first set of add/subtract inputs coupled to the memory, a second set of
5 add/subtract inputs which receive a signal representing the magnitude of the DC component, a control input which receives a signal representing the polarity of the DC component and an output at which a series of modified interval words are developed. A counter is provided which develops a counter output as well as a comparator which compares each modified interval word against the counter output to produce the PWM control waveform. A rising or
10 falling edge of the PWM control waveform is adjusted by the adder/subtractor relative to a corresponding rising or falling edge of the stored PWM waveform to reduce the magnitude of the DC component.

In accordance with yet another aspect of the present invention, a control for a PWM inverter having a pair of switches which are alternately operated in accordance with a PWM
15 control waveform having rising and falling edges to develop AC output power includes a memory having a plurality of series of digital words stored therein wherein each series represents intervals between rising and falling edges of the stored PWM waveform and means for detecting the magnitude and polarity of a DC component in AC output power. An adder-
/subtractor is provided having a first set of add/subtract inputs coupled to the memory, a
20 second set of add/subtract inputs which receive a signal representing the magnitude of the DC component, a control input which receives a signal representing the polarity of the DC component and an output at which a series of modified interval words are developed. A counter develops a counter output and a comparator compares each modified interval word against the counter output to produce the PWM control waveform. A rising or falling edge of
25 the PWM control waveform is adjusted by the adder/subtractor relative to a corresponding rising or falling edge of the stored PWM waveform to reduce the magnitude of the DC component.

- 4 -

In accordance with yet another aspect of the present invention, a method of controlling an inverter having a switch which is operated in accordance with a waveform having spaced rising and falling edges wherein the inverter produces AC output power includes the steps of detecting the magnitude and polarity of a DC component in the AC output power and providing an adder/subtractor responsive to the detecting means for adjusting at least one of a rising and falling edge of a waveform to reduce the magnitude of the DC component.

According to a still further aspect of the present invention, a method of controlling a PWM inverter having a pair of switches which are alternately operated in accordance with a PWM control waveform having rising and falling edges to develop AC output power includes the steps of providing a memory having a plurality of series of digital words stored therein wherein each series represents intervals between rising and falling edges of the stored PWM waveform and detecting the magnitude and polarity of a DC component in the AC output power. An adder/subtractor is provided having a first set of add/subtract inputs coupled to the memory, a second set of add/subtract inputs which receive a signal representing the magnitude of the DC component, a control input which receives a signal representing the polarity of the DC component and an output at which a series of modified interval words are developed. A counter is also provided which develops a counter output and each modified interval word is sequentially compared against the counter output to produce the PWM control waveform. A rising or falling edge of the PWM control waveform is adjusted by the adder/subtractor relative to a corresponding rising or falling edge of the stored PWM waveform to reduce the magnitude of the DC component.

The manner in which the PWM waveform is needed in the memory permits the DC content control to be implemented in a simple fashion with a minimum number of components.

Brief Description of the Drawings

Figure 1 is a block diagram of a VSCF system incorporating the control of the present invention;

- 5 -

Figure 2 is a combined schematic and block diagram of the control of the present invention in conjunction with a simplified representation of the inverter shown in Figure 1;

Figure 3 is a block diagram of one of the control signal generators illustrated in block diagram form in Figure 2; and

5 Figure 4 comprises a set of waveform diagrams illustrating the operation of the circuit shown in Figure 3.

Description of the Preferred Embodiments

Referring now to Figure 1, a variable-speed, constant-frequency (VSCF) system 10 is illustrated. The VSCF system 10 includes a brushless, synchronous generator 12 driven by a
10 variable-speed prime mover 14 which may be, for example, a jet engine. The generator develops a polyphase, variable frequency AC output which is converted into DC power by a rectifier 16 and a filter 18. The resulting DC power is provided over a DC link 20 to an inverter 22 which converts the DC power into constant-frequency AC power. This AC power is filtered by an optional filter 24 and is provided to one or more AC loads.

15 The inverter 22 includes switches Q1-Q6, shown in Figure 2, which are controlled by a generator/converter control unit or G/CCU 30. The G/CCU 30 also controls the excitation of the brushless generator 12 in accordance with a parameter of the output power developed at a point of regulation (POR). This latter function of the G/CCU 30 is not necessary to an understanding of the invention and hence will not be described in greater detail.

20 Referring specifically to Figure 2, the switches Q1-Q6 of the inverter 22 are connected in pairs in a conventional three-phase bridge configuration together with associated flyback diodes D1-D6. The switches are controlled by base drive signals developed by base drive and isolation circuits 32a-32c. Each base drive and isolation circuit 32a, 32b or 32c receives a control signal MA, MB or MC, respectively, developed by a control signal generator 34a-34c,
25 respectively. Each control signal generator 34a-34c is in turn responsive to a parameter of the power at the POR, for example, phase voltage.

- 6 -

The inverter topology illustrated in Figure 2 is referred to as a rail-to-rail topology inasmuch as the switches of each pair are alternately operated so that each phase output is alternately connected to the upper and lower rails. This inverter may be replaced by an inverter of the rail-to-neutral type (sometimes referred to as a "neutral point clamped" inverter) in which an additional switch is connected between each phase output and a neutral voltage. During a positive half-cycle of each phase output, the upper rail switch Q1 or Q3 or Q5 is operated alternately with the corresponding neutral switch while the remaining switch of the pair Q2 or Q4 or Q6 is maintained off. During the negative half-cycle of each phase output, the upper rail switches Q1, Q3 and Q5 are maintained in the off condition while the switches Q2, Q4 or Q6 are operated alternately with the associated neutral switches. The phase outputs thus change between the voltage on one of the rails of the DC link 20 and the neutral voltage.

Figure 3 illustrates one of the control signal generators 34a-34c in greater detail. While each of the control signal generators 34a-34c may include the components shown in Figure 3, it should be noted that several of the components may instead be shared among the control signal generators. In fact, with the addition of suitable multiplexing and demultiplexing circuits, all of the control signal generators 34a-34c might be implemented by the components of Figure 3 alone.

A voltage controlled oscillator (VCO) 40 develops a series of clock signals on a line 42. The clock signals are provided to a 13-bit counter 44 which is in turn coupled to a latch 46. The latch 46 is controlled by an inverted clock signal from the VCO 40 and provides a latched counter output to a first set of inputs of a digital comparator 48.

A parameter sensor 50 detects a parameter of the AC power appearing at the POR. In the preferred embodiment, the magnitude of one of the phase output voltages of the inverter is sensed by the sensor 50, although one or more additional or different parameters may alternatively be sensed. For example, all three phase output voltages may be sensed and averaged, and/or one or more phase output currents might be detected and signals representa-

- 7 -

tive thereof combined with the sensed output voltages. In any event, a signal representing the sensed parameter(s) is converted to a digital signal by an analog-to-digital converter 52 and the resulting 13-bit digital signal is latched by a latch 54 and provided to a set of high order address inputs of a memory 56. The memory 56 may be implemented by an EPROM or any
5 other memory element. The memory 56 stores a plurality of series of digital words wherein each series represents the durations or time intervals between rising and falling edges of a stored PWM waveform. The digital word provided by the latch 54 to the high order address inputs of the memory 56 selects a portion of the memory 56 in which one series of digital
10 interval words is stored. As noted in greater detail hereinafter, a counter 60 develops a series of five-bit digital words or counter outputs which are supplied to low order address inputs of the memory 56 and which sequentially cause the interval words of the selected series to be provided at the output of the memory 56. The counter 60 accumulates pulses developed at the output of the comparator 48.

A latch 62 latches each 13-bit interval word retrieved from the memory 56 and
15 provides the latched word to a first set of add/subtract inputs of an adder/subtractor 64. In the preferred embodiment, the adder/subtractor is manufactured and sold by Texas Instruments under IC number SN74LS385. A second set of add/subtract inputs receive a digital word developed by a detecting circuit 66 representing the magnitude of a DC component in the AC output power produced by the inverter 22. The circuit 66 includes a low pass filter 68 which
20 receives a signal representing the voltage of one of the phase outputs developed at the POR as detected by the sensor 50 or by a voltage sensor 70 (if the sensor 50 detects a parameter other than phase voltage) and develops a signal representing DC content in the inverter output which is supplied to a first input of a summer 72. The summer 72 subtracts a signal REF representing a desired DC content magnitude (in this case zero) from the signal developed by
25 the low pass filter 68 and the resulting error signal is amplified by an amplifier 74. First and second circuits 76, 78 split the amplified error signal into a magnitude signal representing the magnitude of the DC content on a line 80 and a sign signal representing the sign or polarity of

- 8 -

the DC content on a line 82. The signal on the line 80 is converted into a digital signal by an analog-to-digital converter 84 and is supplied to the second set of add/subtract inputs of the adder/subtractor 64. The sign signal on the line 82 is supplied to a control input of the adder/subtractor 64. The adder/subtractor 64 either adds or subtracts the digital word produced by the A/D converter 84 to or from the word developed at the output of the latch 62 in dependence upon the sign signal developed on the line 82.

According to alternative embodiments of the present invention, when the DC content in the inverter output is positive in polarity, the pulse widths in the first half-cycle of each control signal are decreased or narrowed and/or the pulse widths in the second half-cycle of each control signal are increased or widened so that negative DC content is introduced in the output to offset the positive DC content. The pulse widths are narrowed or widened, as required, by advancing or delaying rising and/or falling edges in the pulses. This is accomplished by the adder/subtractor 64 which subtracts the digital word developed by the analog-to-digital converter 84 from the output of the latch 62 when the signal on the line 82 indicates that positive DC content is present in the inverter output. As seen in waveform (c) of Figure 4, this causes the pulses in the first 180° of each control signal to be narrowed while the pulses in the second half-cycle of each control signal are widened so that negative DC content is introduced into the inverter phase output waveforms to counteract the positive DC content.

Conversely, when negative DC content is present in the inverter output, as indicated by the signal on the line 82, the digital word developed at the output of the A/D converter 84 is added to the latched memory output as provided by the latch circuit 62 so that pulses in the first half-cycle of each control signal are widened while pulses in the second half-cycles of these waveforms are narrowed. Thus, a positive DC component is introduced in the inverter phase output waveforms to counteract the negative DC component.

The output of the adder/subtractor 64 is compared by the digital comparator 48 with the latched counter output as provided by the latch 46. When equality of these two words is detected, a pulse is provided back to the counter 62 which then accesses the next memory

- 9 -

location in the EPROM 56. In addition, the output of the comparator 48 is latched by a flip-flop 86 and the latched output is provided to the base drive and isolation circuit 32a.

The latch 62 is controlled by a memory latch logic circuit 90 which is in turn responsive to a signal developed on a line 92 indicating that the latched output of the counter 44 is greater than the digital word developed at the output of the adder/subtractor 64. The
5 circuit 90 is also responsive to a signal on a line 94 developed by a counter decoder 96.

The decoder 96 develops a high state signal when the output of the latch 46 reaches a certain value. In the preferred embodiment, the counter decoder 96 develops a high state pulse when a digital value equal to 8184 is latched by the latch 46, although the decoder might
10 alternatively provide a high state output when a different number is provided at the output of the latch 46.

The counter decoder 96 generates a reset signal which resets the counters 44 and 60 to zero. This, in turn, causes generation of a new cycle of the inverter phase output. In addition, the memory latch logic circuit 90 causes the latch 62 to latch a new word at the output of the
15 memory 56 when the comparator 48 detects equality at the inputs thereon or when the decoder 96 develops an end of cycle pulse.

From the foregoing it can be seen that the manner in which the PWM information is stored in the memory 56 permits ready implementation of the DC content control through the use of the adder/subtractor 64 and the circuitry 66.

As noted above, different embodiments are possible wherein pulse widths in only one
20 half-cycle of each phase output waveform are widened or narrowed. Still further, the leading edge or the falling edge or both edges of each pulse may be shifted in time, or the width of one or more pulses in a half-cycle may be varied. In fact, it is possible to vary switching points for the pulses in the inverter output such that DC content is minimized and harmonic content is
25 kept at an acceptable level.

Numerous modifications and alternative embodiments of the invention will be apparent to those skilled in the art in view of the foregoing description. Accordingly, this description is

- 10 -

to be construed as illustrative only and is for the purpose of teaching those skilled in the art the best mode of carrying out the invention. The details of the structure may be varied substantially without departing from the spirit of the invention, and the exclusive use of all modifications which come within the scope of the appended claims is reserved.

- 11 -

CLAIMS

We claim:

- 1 1. A control for an inverter having a switch which is operated in accordance with a waveform
2 having spaced rising and falling edges wherein the inverter produces AC output power,
3 comprising:
4 means for detecting the magnitude and polarity of a DC component in the AC output
5 power; and
6 an adder/subtractor responsive to the detecting means for adjusting at least one of a
7 rising and falling edge of the waveform to reduce the magnitude of the DC
8 component.

- 1 2. The control of claim 1, wherein the detecting means comprises a summer which sums a
2 signal representing the DC component with a reference to derive an error signal and an
3 error amplifier coupled to the summer which amplifies the error signal.

- 1 3. The control of claim 2, wherein the adder/subtractor includes add/subtract inputs and a
2 control input and wherein the detecting means further includes means for separating
3 the amplified error signal into a magnitude signal which is coupled to the add/subtract
4 inputs and a sign signal which is coupled to the control input.

- 1 4. The control of claim 3, wherein the add/subtract inputs further receive a series of digital
2 words developed by a memory wherein each digital word represents intervals between
3 rising and falling edges of a stored PWM waveform.

- 12 -

- 1 5. A control for a pulse-width modulated (PWM) inverter having a pair of switches which are
2 alternately operated in accordance with a PWM control waveform having rising and
3 falling edges to develop AC output power, comprising:
4 a memory having a series of digital words stored therein representing intervals between
5 rising and falling edges of a stored PWM waveform;
6 means for detecting the magnitude and polarity of a DC component in the AC output
7 power;
8 an adder/subtractor having a first set of add/subtract inputs coupled to the memory, a
9 second set of add/subtract inputs which receive a signal representing the
10 magnitude of the DC component, a control input which receives a signal
11 representing the polarity of the DC component and an output at which a series
12 of modified interval words are developed;
13 a counter which develops a counter output; and
14 a comparator which compares each modified interval word against the counter output
15 to produce the PWM control waveform;
16 wherein a rising or falling edge of the PWM control waveform is adjusted by the
17 adder/subtractor relative to a corresponding rising or falling edge of the stored
18 PWM waveform to reduce the magnitude of the DC component.
- 1 6. The control of claim 5, wherein the detecting means comprises a summer which sums a
2 signal representing the DC component with a reference to derive an error signal and an
3 error amplifier coupled to the summer which amplifies the error signal.
- 1 7. The control of claim 6, wherein the detecting means further includes means for separating
2 the amplified error signal into a magnitude signal which is coupled to the second set of
3 add/subtract inputs and a sign signal which is coupled to the control input.

- 13 -

- 1 8. A control for a pulse-width modulated (PWM) inverter having a pair of switches which are
2 alternately operated in accordance with a PWM control waveform having rising and
3 falling edges to develop AC output power, comprising:
4 a memory having a plurality of series of digital words stored therein wherein each
5 series represents intervals between rising and falling edges of a stored PWM
6 waveform;
7 means for detecting the magnitude and polarity of a DC component in the AC output
8 power;
9 an adder/subtractor having a first set of add/subtract inputs coupled to the memory, a
10 second set of add/subtract inputs which receive a signal representing the
11 magnitude of the DC component, a control input which receives a signal
12 representing the polarity of the DC component and an output at which a series
13 of modified interval words are developed;
14 a counter which develops a counter output; and
15 a comparator which compares each modified interval word against the counter output
16 to produce the PWM control waveform;
17 wherein a rising or falling edge of the PWM control waveform is adjusted by the
18 adder/subtractor relative to a corresponding rising or falling edge of the stored
19 PWM waveform to reduce the magnitude of the DC component.
- 1 9. The control of claim 8, further including means for sensing a parameter of the AC output
2 power and means for selecting one of the series of digital words from the memory in
3 dependence upon the sensed parameter.
- 1 10. A method of controlling an inverter having a switch which is operated in accordance with
2 a waveform having spaced rising and falling edges wherein the inverter produces AC
3 output power, the method comprising the steps of:

- 14 -

4 detecting the magnitude and polarity of a DC component in the AC output power; and
5 providing an adder/subtractor responsive to the detecting means for adjusting at least
6 one of a rising and falling edge of the waveform to reduce the magnitude of the
7 DC component.

1 11. The method of claim 10, further including the step of providing a memory which stores
2 a series of digital words wherein each digital word represents intervals between rising
3 and falling edges of a stored PWM waveform and wherein the adder/subtractor adds or
4 subtracts a digital magnitude word representing the magnitude of the DC component
5 to a digital word retrieved from the memory.

1 12. The control of claim 10, wherein the step of detecting includes the steps of summing a
2 signal representing the DC component with a reference to derive an error signal and
3 amplifying the error signal.

1 13. The control of claim 12, wherein the adder/subtractor includes add/subtract inputs and a
2 control input and wherein the step of detecting further includes the step of separating
3 the amplified error signal into a magnitude signal which is coupled to the add/subtract
4 inputs and a sign signal which is coupled to the control input.

1 14. A method of controlling a pulse-width modulated (PWM) inverter having a pair of
2 switches which are alternately operated in accordance with a PWM control waveform
3 having rising and falling edges to develop AC output power, the method comprising
4 the steps of:
5 providing a memory having a plurality of series of digital words stored therein wherein
6 each series represents intervals between rising and falling edges of a stored
7 PWM waveform;

- 15 -

8 detecting the magnitude and polarity of a DC component in the AC output power;
9 providing an adder/subtractor having a first set of add/subtract inputs coupled to the
10 memory, a second set of add/subtract inputs which receive a signal representing
11 the magnitude of the DC component, a control input which receives a signal
12 representing the polarity of the DC component and an output at which a series
13 of modified interval words are developed;
14 providing a counter which develops a counter output; and
15 sequentially comparing each modified interval word against the counter output to
16 produce the PWM control waveform;
17 wherein a rising or falling edge of the PWM control waveform is adjusted by the
18 adder/subtractor relative to a corresponding rising or falling edge of the stored
19 PWM waveform to reduce the magnitude of the DC component.

1 15. The control of claim 14, including the further steps of sensing a parameter of the AC
2 output power and selecting one of the series of digital words from the memory in
3 dependence upon the sensed parameter.




FIG. 1





FIG.2

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US94/14788

A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) :HO2M 1/12, 3/24

US CL :363/41,43,95,97,98,131

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 363/41,43,95,97,98,131

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
inverter and PWM and (adder or summer or subtractor)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US,A, 4,882,120 (Roe et al) 21 November 1989 (see entire document).	1-4,10-13
A	US,A, 4,807,103 (UESUGI) 21 February 1989 (see fig. 1)	1-15
A	US,A, 4,654,773 (ITO et al) 31 March 1987 (see fig. 7)	1-15
A	GB,A, 2,189,950 (SALMON) 04 November 1987 (see fig. 5)	1-15
Y	JP,A, 57-55775 (MAEKAWA) 02 April 1982 (see purpose and constitution)	1-15

Further documents are listed in the continuation of Box C. See patent family annex.

<p>* Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p>	<p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"G" document member of the same patent family</p>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

<p>Date of the actual completion of the international search</p> <p style="text-align: center;">18 APRIL 1995</p>	<p>Date of mailing of the international search report</p> <p style="text-align: center;">01 MAY 1995</p>
-------------------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------------------

<p>Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No (703) 305-3230</p>	<p>Authorized officer <i>Peter Nguyen</i> NGUYEN, MATTHEW Telephone No. (703) 305-3415</p>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------------