



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification <sup>6</sup> : <b>H03F 3/45</b></p>	<p><b>A1</b></p>	<p>(11) International Publication Number: <b>WO 97/27668</b> (43) International Publication Date: 31 July 1997 (31.07.97)</p>
<p>(21) International Application Number: PCT/GB97/00192 (22) International Filing Date: 22 January 1997 (22.01.97) (30) Priority Data: 9601307.3 23 January 1996 (23.01.96) GB (71) Applicant (for all designated States except US): KINGS COLLEGE LONDON [GB/GB]; The Strand, London WC2R 2LS (GB). (72) Inventor; and (75) Inventor/Applicant (for US only): SANDMAN, Aubrey, Max [GB/GB]; 11 Sharpleshall Street, London NW1 8YN (GB). (74) Agent: COHEN, Alan, Nicol; 2 Grove Place, Tatsfield, Near Westerham, Kent TN16 2BB (GB).</p>		<p>(81) Designated States: JP, US, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).  <b>Published</b> <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i></p>

(54) Title: POINT FEEDBACK

(57) Abstract

An amplifier structure with reduced distortion which is simple and easy to operate comprises a main or power amplifier circuit and a subsidiary circuit. The output from the power circuit is considered as comprising the ideal or undistorted voltage and an error voltage which produces distortion, the subsidiary circuit generates a compensation voltage substantially the same as the error voltage, when this compensation voltage is combined with the output from the main amplifier circuit the distortion is substantially reduced or eliminated.

The diagram illustrates a point feedback amplifier circuit. It consists of two operational amplifiers, A1 and A2. A1 is configured as a voltage follower with a feedback resistor R2. Its non-inverting input is connected to a node 'p', which is also connected to an AC source (4) through a resistor R1. The output of A1 is connected to node '5'. A2 is configured as a non-inverting amplifier with a feedback network consisting of resistors R2' and R2''. Its non-inverting input is connected to node 'q', which is also connected to node 'p' through a resistor R1'. The output of A2 is connected to node 'q'. A compensation network is connected between node 'p' and node 'q', consisting of resistors R2'' and R1'. The circuit is labeled (1) and (2).

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgystan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LT	Lithuania	SK	Slovakia
CM	Cameroon	LU	Luxembourg	SN	Senegal
CN	China	LV	Latvia	SZ	Swaziland
CS	Czechoslovakia	MC	Monaco	TD	Chad
CZ	Czech Republic	MD	Republic of Moldova	TG	Togo
DE	Germany	MG	Madagascar	TJ	Tajikistan
DK	Denmark	ML	Mali	TT	Trinidad and Tobago
EE	Estonia	MN	Mongolia	UA	Ukraine
ES	Spain	MR	Mauritania	UG	Uganda
FI	Finland			US	United States of America
FR	France			UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

## Point Feedback

The present invention relates to an amplifier with reduced distortion in the output signal, more particularly it relates to an amplifier circuit in which the distortion normally present is reduced.

Techniques which have been used for distortion compensation include feedforward, predistortion and negative feedback. Feedback is commonly used in a wide range of applications but it can have disadvantages in its actual applications. For example gain in the amplifier to be linearised falls proportionally to the return difference of the feedback loop and this means a compromise of linear performance at the expense of a minor gain which can be unacceptable. Known feedback circuits to overcome this and instability and other problems are complex and often have only a limited success.

We have now devised an amplifier structure which is simple to implement and which reduces distortion.

According to the invention there is provided an amplifier structure which comprises a main amplifier circuit and a subsidiary amplifier circuit, the subsidiary amplifier circuit being able to generate a compensation voltage (as herein defined) which corresponds substantially to the error voltage (as herein defined) of the main circuit the compensation voltage being able to be combined with the error voltage so that when this compensation voltage is inverted and combined with the output of the amplifier, distortion in the main amplifier output is substantially reduced.

The invention also comprises a method of reducing distortion in an amplifier circuit which comprises generating a compensation voltage (as herein defined) and combining the inverted compensation voltage with the output of the amplifier to reduce distortion in the main amplifier circuit.

The error voltage is defined as that part of an output signal which is due to distortion. The output from an amplifier can be considered as consisting of the ideal voltage (which is the undistorted signal required) plus the error voltage (which is defined as the variation introduced by distortion in the circuit). This is true for all

waveforms and amplifiers. By generating a voltage equivalent to this error voltage and inverting this generated voltage the error voltage can be cancelled out leaving the ideal voltage.

The compensation voltage is defined as the voltage generated in the subsidiary circuit which corresponds to the error voltage.

In order to generate the compensation voltage, the subsidiary amplifier circuit can have performance characteristics substantially the same as that of the main amplifier circuit and the input signal is fed into this subsidiary amplifier circuit from a position on the main amplifier circuit at which the ideal voltage is balanced off. This signal will correspond to or be equivalent to an attenuated error voltage and it is then passed through the subsidiary amplifier circuit to compensate for the attenuation so that when it is fed back into the main amplifier circuit it is inverted and combined with the output of the main amplifier. It is clear that combining this inverted compensation voltage with the output from the main amplifier circuit will substantially compensate for the error voltage in the output signal and thus reduce the distortion.

The values of the resistors in the subsidiary amplifier circuit can be substantially the same as those in the main circuit (although they will have different power ratings) so that the performance characteristics of the circuits are substantially similar. The resistors in the subsidiary circuit have substantially no power currents flowing through them so the values do not depend on the power of the output. They depend principally on the gain of the overall circuit and the characteristics of the operational amplifier.

As the signal fed to the subsidiary amplifier circuit comes from the main amplifier circuit, the input to the subsidiary amplifier circuit will vary as the error voltage varies so that the compensation voltage will correspond closely to the error voltage. A circuit diagram illustrating the circuit of the invention is shown in figure 1 of the drawings where  $R_1$ ,  $R_2$ ,  $R_1'$ ,  $R_2'$ ,  $R_2''$ ,  $R_2'''$ , are resistors.  $R_1$  and  $R_1'$  can be of the same value and  $R_2$ ,  $R_2'$ , and  $R_2''$  can be of the same value. Referring to this drawing the main amplifier circuit is shown generally at (1) and can be a conventional operational power amplifier circuit.

The input signal is generated at 4 and the load is at the output at 5. At the point p the ideal voltage can be shown to balance off, so the voltage at point p, which goes to subsidiary amplifier circuit 2 is the error voltage, which will be attenuated by a factor of  $R_1/R_2$ . The subsidiary amplifier circuit (2) will amplify the attenuated error voltage so that it becomes the compensation voltage and this is fed back into the main amplifier circuit via  $R_2$  where it will be inverted and combined with the output at the point 5. The gain in the subsidiary amplifier 2 should be substantially the same as the gain in the main amplifier circuit 1 so the error voltage is substantially reduced by the compensation voltage.

This result arises as, in the absence of the subsidiary circuit, the output voltage at 5,  $V_O$ , can be considered as comprising two components  $V_C$ , the ideal voltage plus  $V_E$  the error voltage. With an input signal  $V_I$  and no error voltage,  $V_O$  equals  $V_I \times R_2/R_1$ . At the point p the ideal voltage  $V_C$  balances off and so can be ignored at this point. The signal passing to circuit 2 has a value which is  $V_E$  attenuated by a factor of  $R_1/(R_1+R_2)$ .

At the point q in the subsidiary circuit a voltage is generated which is  $V_E'$  which substantially has the same value as  $V_E$  and is the compensation voltage, this is fed back to point p and is then inverted at  $A_1$  so as to neutralise the error voltage  $V_E$ .

The performance characteristics of the subsidiary circuit can be made similar to those of the main amplifier circuit by having the components forming each circuit the same or by having components in each circuit which have corresponding values.

It is a feature of the circuit of the invention that it is stable, as the amplifier in the subsidiary amplifier circuit only operates on the error voltage and so the Nyquist stability criterion does not apply.

In the circuit of the present invention only one power amplifier is required as the main amplifier circuit, the subsidiary amplifier circuit only has very small power e.g. of the order less than 50 milliwatts and can be less than 10 milliwatts. The amplifier in the subsidiary amplifier circuit is preferably a differential amplifier. This enables

an amplifier to be used in the subsidiary amplifier circuit which can be of low power and, at the signal levels obtained, slew rate is of little consequence and so the amplifier can be chosen accordingly.

Preferably the output is earthed on one side and so the load can also be earthed on one side. This is of particular advantage in cascade voltage amplifiers since this enables the amplifiers to be simply interconnected.

The circuit of the present invention provides a cheap simple method of neutralising distortions in an amplifier circuit which avoids the need for complex and costly circuitry and components.

#### Example

A demonstration circuit was set out as in figure 2, the resistances are expressed as one thousand ohms i.e. 10k is ten thousand ohms. The main or power circuit is shown generally at 1 and the subsidiary circuit is shown generally at 2. At 7 a voltage can be fed in which represents an error voltage. The earthed 100k and 10k resistors in the subsidiary circuit corresponding to  $R_2$  and  $R_1$  in fig. 1 are equivalent to one resistor of  $(100k \times 10k)/(100k+10k)$ .

In operation the subsidiary circuit was not connected at the point p, and a signal at 1kHz was generated at 4 and an error signal was fed in at 7 of a different frequency this gave an error signal at the output 5. When amplifier circuit 2 was connected into the circuit the error was greatly diminished. In order to measure the reduction in error, the error signal alone was fed into the circuit and gave a wave pattern of peak to peak voltage of 1.3 volts. The circuit 2 was connected in and the peak to peak voltage was reduced to 0.1 volts giving a reduction of 13:1.

## Claims

1. An amplifier structure which comprises a main amplifier circuit and a subsidiary amplifier circuit, the subsidiary amplifier circuit being able to generate a compensation voltage (as herein defined) which corresponds substantially to the error voltage (as herein defined) of the main circuit, the compensation voltage, after inversion, being able to be combined with the error voltage so that when this compensation voltage is inverted and combined with the output of the amplifier distortion in the main amplifier output is substantially reduced.
2. An amplifier structure as claimed in claim 1 in which the amplifier in the subsidiary amplifier circuit is a differential amplifier.
3. An amplifier structure as claimed in claim 2 in which the amplifier in the main amplifier circuit is a power amplifier.
4. An amplifier structure as claimed in any one of claims 1 to 3 in which the gain in the subsidiary amplifier circuit is substantially the same as the reciprocal of the gain in the main amplifier circuit.
5. An amplifier structure as claimed in any one of claims 1 to 4 in which the compensation voltage is generated by taking a signal from a point in the main amplifier circuit where the ideal voltage (as herein defined) is balanced off so as to obtain an attenuated error voltage, which attenuated error voltage is amplified in the subsidiary amplifier circuit to obtain a compensation voltage which is substantially the same as the error voltage, which compensation voltage is fed into the main amplifier circuit and inverted so that it substantially nullifies the error voltage to produce an output with reduced distortion.
6. An amplifier structure as described with reference to figure 1 of the drawings.

1/2




Fig. 1



2/2




Fig. 2

# INTERNATIONAL SEARCH REPORT

Int'l Application No  
PCT/GB 97/00192

<b>A. CLASSIFICATION OF SUBJECT MATTER</b> IPC 6 H03F3/45				
According to International Patent Classification (IPC) or to both national classification and IPC				
<b>B. FIELDS SEARCHED</b>				
Minimum documentation searched (classification system followed by classification symbols) IPC 6 H03F				
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched				
Electronic data base consulted during the international search (name of data base and, where practical, search terms used)				
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>				
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
X	US 4 215 317 A (TRAYNOR ROBERT J) 29 July 1980 see the whole document	1-4		
A	US 4 207 536 A (LEWIS PAUL H) 10 June 1980 see abstract; figure 1	5		
<input type="checkbox"/> Further documents are listed in the continuation of box C.				
<input checked="" type="checkbox"/> Patent family members are listed in annex.				
* Special categories of cited documents :				
<table style="width: 100%; border: none;"> <tr> <td style="width: 50%; border: none; vertical-align: top;">                     *A* document defining the general state of the art which is not considered to be of particular relevance                      *E* earlier document but published on or after the international filing date                      *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)                      *O* document referring to an oral disclosure, use, exhibition or other means                      *P* document published prior to the international filing date but later than the priority date claimed                 </td> <td style="width: 50%; border: none; vertical-align: top;">                     *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention                      *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone                      *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.                      *&amp;* document member of the same patent family                 </td> </tr> </table>			*A* document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the international filing date *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date claimed	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *&* document member of the same patent family
*A* document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the international filing date *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date claimed	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *&* document member of the same patent family			
Date of the actual completion of the international search	Date of mailing of the international search report			
15 May 1997	1 0. 06. 97			
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+ 31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+ 31-70) 340-3016	Authorized officer  <p style="text-align: center; font-size: 1.2em;">Tyberghien, G</p>			

1

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No  
PCT/GB 97/00192

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 4215317 A	29-07-80	NONE	
US 4207536 A	10-06-80	NONE	