



US 20150041204A1

(19) **United States**

(12) **Patent Application Publication**
Chong et al.

(10) **Pub. No.: US 2015/0041204 A1**

(43) **Pub. Date: Feb. 12, 2015**

(54) **MICROELECTRONIC PACKAGES WITH LEADFRAMES, INCLUDING LEADFRAMES CONFIGURED FOR STACKED DIE PACKAGES, AND ASSOCIATED SYSTEMS AND METHODS**

Publication Classification

(51) **Int. Cl.**
H01L 23/495 (2006.01)
(52) **U.S. Cl.**
CPC *H01L 23/4951* (2013.01); *H01L 23/4952* (2013.01)
USPC **174/261**

(71) Applicant: **Micron Technology, Inc.**, Boise, ID (US)

(72) Inventors: **Chin Hui Chong**, Singapore (SG);
Choon Kuan Lee, Singapore (SG);
David J. Corisis, Nampa, ID (US)

(57) **ABSTRACT**

Microelectronic packages with leadframes, including leadframes configured for stacked die packages, and associated systems and methods are disclosed. A system in accordance with one embodiment includes a support member having first package bond sites electrically coupled to leadframe bond sites. A microelectronic die can be carried by the support member and electrically coupled to the first packaged bond sites. A leadframe can be attached to the leadframe bond sites so as to extend adjacent to the microelectronic die, with the die positioned between the leadframe and the support member. The leadframe can include second package bond sites facing away from the first package bond sites. An encapsulant can at least partially surround the leadframe and the microelectronic die, with the first and second package bond sites accessible from outside the encapsulant.

(21) Appl. No.: **14/525,787**


(22) Filed: **Oct. 28, 2014**

Related U.S. Application Data

(62) Division of application No. 12/726,130, filed on Mar. 17, 2010, now Pat. No. 8,869,387, which is a division of application No. 11/509,291, filed on Aug. 23, 2006, now Pat. No. 7,692,931.

Foreign Application Priority Data

Jul. 17, 2006 (SG) 200604777-3






Fig. 1




Fig. 2A




Fig. 2B




Fig. 2C




Fig. 2D




Fig. 2E




Fig. 2F




Fig. 3A




Fig. 3B




Fig. 3C




Fig. 3D




Fig. 3E




Fig. 3F




Fig. 3G




Fig. 4




Fig. 5




Fig. 8

MICROELECTRONIC PACKAGES WITH LEADFRAMES, INCLUDING LEADFRAMES CONFIGURED FOR STACKED DIE PACKAGES, AND ASSOCIATED SYSTEMS AND METHODS

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application is a divisional of U.S. application Ser. No. 12,726,130 filed Mar. 17, 2010, now U.S. Pat. No. 8,869,387, which is a divisional of U.S. application Ser. No. 11/509,291 filed Aug. 23, 2006, now U.S. Pat. No. 7,692,931, which claims foreign priority benefits of Singapore Application No. 200604777-3 filed Jul. 17, 2006, each of which are incorporated herein by reference.

TECHNICAL FIELD

[0002] The present disclosure is directed generally to microelectronic packages with leadframes, including leadframes configured for stacked die packages, and associated systems and methods.

BACKGROUND

[0003] Packaged microelectronic assemblies, such as memory chips and microprocessor chips, typically include a microelectronic die mounted to a substrate and encased in a plastic protective covering. The die includes functional features, such as memory cells, processor circuits and interconnecting circuitry. The die also typically includes bond pads electrically coupled to the functional features. The bond pads are electrically connected to pins or other types of terminals that extend outside the protective covering for connecting the die to busses, circuits, and/or other microelectronic assemblies.

[0004] In one conventional arrangement, the die is mounted to a supporting substrate (e.g., a printed circuit board), and the die bond pads are electrically coupled to corresponding bond pads of the substrate with wirebonds. After encapsulation, the substrate can be electrically connected to external devices with solder balls or other suitable connections. Accordingly, the substrate supports the die and provides an electrical link between the die and the external devices.

[0005] In other conventional arrangements, the die can be mounted to a leadframe that has conductive leadfingers connected to a removable frame. The frame temporarily supports the leadfingers in position relative to the die during manufacture. Each leadfinger is wirebonded to a corresponding bond pad of a die, and the assembly is encapsulated in such a way that the frame and a portion of each of the leadfingers extends outside the encapsulating material. The frame is then trimmed off, and the exposed portions of each leadfinger can be bent to form pins for connecting the die to external components.

[0006] Die manufacturers have come under increasing pressure to reduce the size of their dies and the volume occupied by the dies, and to increase the capacity of the resulting encapsulated assemblies. One approach to addressing these issues has been to stack multiple dies on top of each other so as to make increased use of the limited surface area on the circuit board or other element to which the dies are mounted. One drawback with some of the existing stacking techniques is that one of the dies may fail during a following-on test process. When this occurs, the entire package, including operational dies, is typically discarded because it is not prac-

tical to replace a single die within a package. Another potential drawback is that the stacked dies can occupy a significant volume in a vertical direction, which can in some cases reduce the benefits associated with stacking the dies. Accordingly, there is a need for techniques that reduce the thickness of stacked die packages, and improve the reliability of such packages.

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] FIG. 1 is a partially schematic, cross-sectional side view of a system that includes microelectronic die packages configured and stacked in accordance with an embodiment of the invention.

[0008] FIGS. 2A-2F illustrate a process for forming a leadframe in accordance with an embodiment of the invention.

[0009] FIGS. 3A-3G illustrate a process for encapsulating a microelectronic die and a leadframe in accordance with an embodiment of the invention.

[0010] FIG. 4 is a partially schematic, cross-sectional side view of a package having a microelectronic die and leadframe configured in accordance with another embodiment of the invention.

[0011] FIG. 5 is a partially schematic, top plan view of a microelectronic die carried by a support member and connected to a leadframe in accordance with another embodiment of the invention.

[0012] FIG. 6 is a partially schematic, cross-sectional side view of a package that includes a microelectronic die coupled to a support member with a leadframe and solder balls in accordance with another embodiment of the invention.

[0013] FIG. 7 is a partially schematic, cross-sectional side view of a package that includes two stacked microelectronic dies electrically coupled to a leadframe in accordance with another embodiment of the invention.

[0014] FIG. 8 is a partially schematic, cross-sectional side view of a package that includes two stacked microelectronic dies coupled to a single leadframe in accordance with still another embodiment of the invention.

DETAILED DESCRIPTION

[0015] The present disclosure relates generally to microelectronic packages having leadframes, including leadframes configured for stacked packages, and associated systems and methods. For example, one system includes a support member having first package bond sites and leadframe bond sites that are electrically coupled to the first package bond sites. A microelectronic die carried by the support member is electrically coupled to the first package bond sites. The leadframe can be attached to the leadframe bond sites and can extend adjacent to the microelectronic die, with the microelectronic die positioned between the leadframe and the support member. The leadframe can have second package bond sites facing away from the first package bond sites. An encapsulant at least partially surrounds the leadframe and the microelectronic die, with the first and second package bond sites accessible from outside the encapsulant.

[0016] In a further particular aspect, the support member, the microelectronic die, the leadframe and the encapsulant form a first microelectronic package, and the system can further include a second microelectronic package having a configuration generally similar to that of the first, with the second microelectronic package stacked on the first, and with the first package bond sites of the second microelectronic

package electrically connected to the second package bond sites of the first microelectronic package. In yet further aspects, one or more of the packages can itself include multiple microelectronic dies positioned between the corresponding leadframe and the corresponding support member.

[0017] Other aspects are directed to a leadframe for electrical coupling to a microelectronic die. The leadframe can include a conductive frame and a plurality of conductive leadfingers that are connected to and extend inwardly from the frame. Individual leadfingers can have a leadfinger surface that faces in a first direction and is located in a leadfinger plane. The individual leadfingers can further have an electrically conductive bond site with a bonding surface that is offset away from the leadfinger plane in the first direction. Leadfingers having such a construction can be positioned within microelectronic packages, with the offset bonding surfaces accessible from outside the encapsulant of the package, so as to permit coupling to the microelectronic die within the package.

[0018] Further aspects are directed to methods for making a microelectronic die system. One such method can include carrying a microelectronic die with a support member having first package bond sites and leadframe bond sites that are electrically coupled to the first package bond sites. The method can further include electrically coupling the microelectronic die to the first package bond sites, and positioning the leadframe adjacent to the microelectronic die, with the microelectronic die located between the leadframe and the support member, and with second package bond sites of the leadframe facing away from the microelectronic die. The method can further include electrically connecting the leadframe to the leadframe bond sites, at least partially surrounding the leadframe and the die with an encapsulant, and allowing access to the first and second package bond sites from outside the encapsulant. Accordingly, the package can be coupled to external devices, and can be stacked to improve device density.

[0019] In particular aspects, allowing access to the second package bond sites can include removing encapsulant adjacent to the package bond sites, grinding the encapsulant to expose the package bond sites, and/or restricting the encapsulant from being disposed adjacent to the second package bond sites. In further aspects, the support member can include a circuit board, and can be the only support member within the encapsulant.

[0020] Many specific details of certain embodiments of the invention are set forth in the following description and in FIGS. 1-8 to provide a thorough understanding of these embodiments. One skilled in the art, however, will understand that the present invention may have additional embodiments, and that the invention may be practiced without several of the details described below.

[0021] FIG. 1 is a partially schematic, cross-sectional side view of a system 100 that includes stacked microelectronic packages configured in accordance with an embodiment of the invention. The system 100 can include multiple stacked packages 110 (e.g., two packages, shown as a first package 110a and a second package 110b), each having a generally similar configuration. For example, each package 110 can include a support member 130 (e.g., a circuit board), a microelectronic die 120 (e.g., a memory chip or a processor chip), and a leadframe 140 that provides for electrical connections between the microelectronic die 120 and other devices, including, but not limited to, other stacked packages.

[0022] Referring to the first package 110a, the support member 130 can both carry the microelectronic die 120 and provide electrical communication to and from the die 120. Accordingly, the support member 130 can have support member bond sites 133 that are electrically coupled to corresponding die bond sites 121 of the die 120. In an embodiment shown in FIG. 1, wirebonds 122 provide the electrical coupling between the die bond sites 121 and the support member bond sites 133, and in other embodiments, other electrical couplings (e.g., solder balls) form this link. The support member 130 can also include internal circuitry 131 that connects the support member bond sites 133 with other bonds sites, including first package bond sites 112 and leadframe bond sites 132. The first package bond sites 112 provide communication to other devices external to the package 110 via solder balls 101 or other electrically conductive couplers. Some of the first package bond sites 112 are located out of the plane of FIG. 1, as indicated by dashed lines. The leadframe bond sites 132 provide communication to second package bond sites 113 via the leadframe 140. Accordingly, the die 120 can communicate with external devices 103 via the first package bond sites 112 and/or the second package bond sites 113.

[0023] Each package 110 can include an encapsulant 111 that surrounds and protects the internal components, including the wirebonds 122 and the leadframe 140. The encapsulant 111 can be positioned and/or configured with the first package bond sites 112 and the second package bond sites 113 exposed for electrical coupling to other components. The other components can include other packages 110 (e.g., when the packages 110 are stacked), and/or external circuit boards, and/or any of a wide variety of intermediate and/or end-user devices, such as computing devices, communication devices, testing devices or other electronic components.

[0024] Stacked packages can, but need not have generally similar configurations. For example, as shown in FIG. 1, the two packages 110a, 110b can each have a generally similar arrangement of internal components, but the second package 110b can have its encapsulant 111 arranged so as to cover over the second package bond sites 113. Accordingly, the second package 110b can be located at the top of a stack of packages (as shown in FIG. 1), or it can be used singly. In other embodiments, the second package 110b can have an encapsulant arranged identically to that shown for the first package 110a, but can include an optional covering 114 (shown in dashed lines in FIG. 1) to protect the otherwise exposed second bond sites 113. In still further embodiments, the system 100 can include dissimilar packages stacked on top of each other.

[0025] FIGS. 2A-2F illustrate a representative process for forming a leadframe 140, such as the one shown in FIG. 1. FIG. 2A illustrates the central portion of the leadframe 140, including leadfingers 141 that extend inwardly toward each other from a surrounding frame (described later with reference to FIG. 2F). Each leadfinger 141 can include a first leadfinger surface 142a and a second leadfinger surface 142b facing opposite from the first leadfinger surface 142a.

[0026] FIG. 2B illustrates a process for forming the second package bond sites 113 at the leadfingers 141. In one aspect of this embodiment, the second package bond sites 113 are formed by etching or otherwise removing material from the first leadfinger surface 142a so as to leave projections having a bonding surface 143 that is generally parallel to the recessed first leadfinger surface 142a, but offset away from the first leadfinger surface 142a. Accordingly, the first leadfinger surface 142a is located generally in a leadfinger plane, and the

bonding surface **143** is offset outwardly away from the leadfinger plane. In a particular embodiment, the bonding surface **143** is generally flat, but it can have other shapes in other embodiments. In FIG. 2C, material can be removed from the first leadfinger surface **142a**, the second leadfinger surface **142b**, and/or the bonding surfaces **143** to reduce the overall thickness of the leadframe **140**. In FIG. 2D, an adhesive **144** is attached to the second leadfinger surface **142b** in preparation for bonding the leadframe **140** to a corresponding microelectronic die.

[0027] FIG. 2E is a cross-sectional side elevation view of an entire leadframe **140**, with an adhesive **144** attached, taken substantially along line 2E-2E of FIG. 2F. Referring to FIGS. 2E and 2F, the leadframe **140** can include a frame **145** from which the leadfingers **141** extend. Each leadfinger **141** has a single second package bond site **113**, but adjacent leadfingers **141** have different lengths and are offset relative to each other to properly align neighboring second package bond sites **113**. The leadfingers **141** can also be bent as shown in FIG. 2E so as to fit over a corresponding microelectronic die, with the frame **145** holding the leadfingers **141** in place during the attachment process. In a representative embodiment, the leadframe **140** is generally self-supporting. For example, although it is relatively thin and flexible, it can keep its shape, and is therefore different than typical internal redistribution layers, which are formed directly on or in a microelectronic die or support member using a deposition process.

[0028] FIGS. 3A-3G illustrate a process for attaching the leadframe **140** to a microelectronic die **120**, and completing the formation of the resulting package. Beginning with FIG. 3A, a microelectronic die **120** is attached to the support member **130** so that the die bond sites **121** are aligned with an aperture in the support member **130**. Wirebonds **122** are then connected between the die bond sites **121** and the support member bond sites **133**. The support member bond sites **133** are in electrical communication with the leadframe bond sites **132**, as discussed above with reference to FIG. 1. Each of the leadframe bond sites **132** can optionally include a solder ball **134** or other arrangement for attaching to the leadframe and providing electrical signals to the leadframe.

[0029] FIG. 3B illustrates the leadframe **140** positioned over the microelectronic die **120** in preparation for attaching it to both the support member **130** and the microelectronic die **120**. The microelectronic die has a first surface **125** facing toward the support member **130**, and a second surface **126** facing toward the leadframe **140**. The leadframe **140** can be attached to the microelectronic die **120** with the adhesive **144**, and the leadframe **140** can be attached and electrically coupled to the support member **130** via the solder balls **134**. Accordingly, unlike many existing applications of leadframes, the illustrated leadframe **140** does not have wirebonds attached to it. A suitable reflow process and/or curing process can be used to form the foregoing attachments to the leadframe **140**. For purposes of illustration, the reflowed solder balls **134** and cured adhesive **144** are not shown in the following figures.

[0030] FIGS. 3C is a partially schematic, cross-sectional side view of the support member **130** and the leadframe **140**, as the outer frame **145** of the leadframe **140** is separated from the rest of the leadframe **140** along trim lines **146**. FIG. 3D is a plan view of the arrangement shown in FIG. 3C. Once the outer frame **145** has been separated, the leadframe **140**, the support member **130**, and the microelectronic die **120** can be encapsulated, as shown in FIG. 3E. In a particular aspect of

this arrangement, the support member **130**, with the microelectronic die **120** and the leadframe **140** attached, is placed in a mold and the encapsulant **111** is injected in the mold so as to cover the second package bond sites **113**. As shown in FIG. 3F, the portion of the encapsulant **111** covering the second package bond sites **113** can then be removed to expose the second package bond sites **113**. For example, a grinding process, laser removal process, or other appropriate process can be used to remove the encapsulant **111** down to a removal line **115**. The encapsulant **111** can be removed from across the entirety of the upper surface of the package, or it can be selectively removed from just the second package bond sites **113**, for example, to form “wells” that contain the solder balls or other electrical couplers that are later placed at the second package bond sites **113**.

[0031] In another arrangement, the step of removing the portion of the encapsulant **111** overlying the second package bond sites **113** can be eliminated by preventing the encapsulant **111** from being disposed on the second package bond sites **113** in the first place. For example, the mold in which the first package **110a** is placed during the encapsulation process can include pins or other removable structures that cover over the second package bond sites **113** and prevent the encapsulant **111** from contacting and adhering to the second package bond sites **113**. Also, as discussed above with reference to FIG. 1, if the particular package need not have the second package bond sites **113** exposed (e.g., if the package is intended to be placed at the top of a package stack), then the overlying encapsulant **111** need not be removed.

[0032] FIG. 3G illustrates both the first package **110a** and the second package **110b** described above with reference to FIG. 1. Solder balls **101** have been attached to the first package bond sites **112** of each package **110a**, **110b**. Prior to attaching the packages **110a**, **110b** to each other, each package can be separately tested using a probe **102** (shown schematically in FIG. 3G) or another device that communicates with the internal microelectronic die **120** via the first package bond sites **112** and/or the second package bond sites **113**. In this manner, each of the packages **110a**, **110b** can be electronically tested prior to the stacking operation. An advantage of this arrangement is that the likelihood for stacking a “bad die” with a “good die” is reduced or eliminated. Accordingly, the process of stacking the packages **110a**, **110b** into a final assembly can be completed using only known good packages.

[0033] The process for stacking the packages **110a**, **110b** can include placing the second package **110b** on the first package **110a**, with the first package bond sites **112** of the second package **110b** aligned with the second package bond sites **113** of the first package **110a**. When solder balls **101** are used to connect the packages **110a**, **110b**, a reflow operation can be used to connect the solder between the two sets of package bond sites **112**, **113**.

[0034] One feature of at least some of the embodiments described above with reference to FIGS. 1-3G is that each package **110** can include a single support member **130**, and an arrangement of stacked packages can include as many support members as there are packages **110**. This is unlike some existing arrangements for stacking microelectronic dies, in which additional support members are used to provide the interconnections between stacked dies. Unlike these arrangements, embodiments such as those described above with reference to FIGS. 1-3G have no support member positioned between the leadframe and the microelectronic die within a given package. An advantage of reducing the number of sup-

port members included in the package (or package stack) is that it can reduce the overall thickness of the stack and therefore the volume occupied by the stack when it is installed in a product (e.g., a computer, cell phone, video device, etc.).

[0035] Another feature of at least some of the embodiments described above with reference to FIGS. 1-3G is that they can include leadfingers 141 having bonding surfaces that project away or are offset from the parallel leadfinger surface that faces in the same direction (e.g., the first leadfinger surface 142a shown in FIG. 2B). This arrangement allows the leadfingers 141 (and in particular, the second package bond sites 113) to be accessible from the surface of the package that faces opposite the first package bond sites 112. As a result, the packages may be readily stacked on one another.

[0036] Another feature of at least some of the embodiments described above with reference to FIGS. 1-3G is that each package has a volume of encapsulant that is separate from and not integrated with the encapsulant of the other. Accordingly, the packages can be attached to each other and, if necessary, separated from each other at the junctions between the first package bond sites of one package and the second package bond site of the other. This feature allows the packages to be separated (for example, if one package fails), without having to disturb the encapsulant of either package.

[0037] FIGS. 4-8 illustrate packages with microelectronic dies and encapsulated leadframes configured in accordance with further embodiments of the invention. For example, FIG. 4 illustrates a package 410 that includes a microelectronic die 420 carried by a support member 430 having support member bond sites 433. Unlike the arrangement shown in FIG. 1, die bond sites 421 of the microelectronic die 420 face away from the support member bond sites 433 and are connected to the support member bond sites 433 with wire bonds 422 that do not extend through an opening in the support member 430. The package 410 also includes a leadframe 440 having leadfingers 441 that extend not only over the die 420, but also over the wirebonds 422. Other aspects of the package 410 can be generally similar to those described above with reference to FIG. 1. For example, the support member 430 can include support member circuitry 431 that couples the support member bond sites 433 to first package bond sites 412 and to leadframe bond sites 432. The leadframe 440 can carry second package bond sites 413 that are accessible through a surrounding body of encapsulant 411 for electrical coupling to the package 410.

[0038] FIG. 5 is a top plan view of a package 510 having an arrangement somewhat similar to that described above with reference to FIG. 4, but with the wirebonds oriented in a different direction from, and not directly underneath, the leadfingers. For example, the package 510 can include a support member 530 carrying a microelectronic die 520 having die bond sites 521 positioned toward the ends of the die 520 and connected to support member bond sites 533 positioned toward the ends of the corresponding support member 530. The support member bond sites 533 are connected to leadframe bond sites 532 with internal circuitry (not shown) within the support member 530. The leadframe 540 can include leadfingers 541 that are electrically bonded to the leadframe bond sites 532, and that extend over the orthogonally located sides of the die 520, so as not to pass directly over the wirebonds 522. The leadfingers 541 can include second package bond sites 513 that are accessible for coupling in a manner generally similar to that described above. Orienting the leadfingers 541 away from the wirebonds 522

avoids physical interference between these elements, and can also reduce or eliminate electrical interference between these elements.

[0039] FIG. 6 illustrates a package 610 that includes a support member 630 carrying a die 620 that is electrically coupled to the support member 630 via solder balls 601. Accordingly, the die 620 can include die bond sites or bond pads 621 that face toward corresponding support member bond sites 633, with the solder balls 601 positioned in between. Some of the die bond sites 621 and support member bond sites 633 may be offset from the plane of FIG. 6 and therefore not visible. The support member bond sites 633 can be coupled to first package bond sites 612 and leadframe bond sites 632 in a manner generally similar to that described above. A leadframe 640 can be attached to the leadframe bond site 632 and can carry second package bond sites 613 positioned to face in a direction opposite that of the first package bond sites 612, also in a manner generally similar to that described above.

[0040] FIG. 7 is a partially schematic, cross-sectional side view of a package 710 that includes multiple microelectronic dies positioned within the same volume of encapsulant, and electrically coupled to the same leadframe 740. For example, the package 710 can include two microelectronic dies 720, shown as a first microelectronic die 720a and a second microelectronic die 720b, stacked one upon the other, with the second microelectronic die 720b positioned between the first die 720a and a support member 730. The second microelectronic die 720b can include die bond sites 721b that are electrically coupled to the support member 730 in a manner generally similar to that described above with reference to FIG. 6. The first microelectronic die 720a can include die bond sites 721a that are electrically coupled to the support member 730 in a manner generally similar to that described above with reference to either FIG. 4 or FIG. 5. The internal circuitry within the support member 730 can couple first support member bond sites 733a and second support member bond site 733b to first package bond sites 712 and to leadframe bond sites 732. A leadframe 740 having second package bond sites 713 is electrically connected to the leadframe bond sites 732 and extends over the composite of the first microelectronic die 720a and the second microelectronic die 720b. Accordingly, an advantage of an arrangement shown in FIG. 7 is that the overall thickness of the composite may be less than the thickness of the stacked die arrangement shown in FIG. 1. Conversely, an advantage of an embodiment shown in FIG. 1 is that each microelectronic die can be individually tested prior to stacking the packages shown in the manner as shown in FIG. 1.

[0041] FIG. 8 is a partially schematic, cross-sectional side view of a package 810 having first and second microelectronic dies 820a, 820b arranged in generally the opposite fashion from that shown in FIG. 7. Accordingly, the second die 820b can be connected to the corresponding support member 830 with wire bonds 822, and the first die 820a can be coupled to the second die 820b with solder balls 801. In a particular aspect of this embodiment, the second die 820b can include second die bond sites 821b and redistribution lines 823 that connect the second die bond sites 821b with intermediate bond sites 824. The first die 820a can be connected directly to the second die bond sites 821b with the solder balls 801, and the second die 820b can be connected to the support member 830 with wire bonds 822 connected between the intermediate bond sites 824 and corresponding support mem-

ber bond sites **833**. The support member bond sites **833** can be coupled to first package bond sites **812** and leadframe bond sites **832** via support member circuitry **831**. The leadframe bond sites **832** are in turn connected to second package bond sites **813** via a corresponding leadframe **840**.

[0042] From the foregoing, it will be appreciated that specific embodiments of the invention have been described herein for purposes of illustration, but that various modifications may be made without deviating from the scope of the invention. For example, the microelectronic dies can have configurations other than those shown in the Figures and/or can be combined in manners other than those shown in the Figures. In certain embodiments, when packages are stacked on each other, they need not have the same configuration. For example, the upper package may have no second package bond sites, a different leadframe arrangement than that of the lower package, or no leadframe at all. The bond sites, electrical couplers and circuitry can be arranged and/or combined in manners other than those discussed above and shown in the Figures. Although advantages associated with certain embodiments of the invention have been described in the context of those embodiments, other embodiments may also exhibit such advantages. Additionally, none of the foregoing embodiments need necessarily exhibit such advantages to fall within the scope of the invention. Accordingly, the invention is not limited except as by the appended claims.

We claim:

1. A leadframe for electrical coupling to a microelectronic die, comprising:
 - a conductive frame; and
 - a plurality of conductive leadfingers connected to and extending inwardly from the frame, individual leadfingers having a leadfinger surface facing in a first direction and located in a leadfinger plane, the individual leadfingers further having an electrically conductive bond site with a bonding surface that is offset away from the leadfinger plane in the first direction.
2. The leadframe of claim 1 wherein the leadfinger surface is a first leadfinger surface facing in the first direction, and wherein the individual leadfingers have a second leadfinger surface facing opposite from the first leadfinger surface, the second leadfinger surface being generally flat and uniform.
3. The leadframe of claim 1 wherein the conductive bond site and the bonding surface are integral elements of the leadfingers.
4. The leadframe of claim 1 wherein the conductive frame forms an enclosed region within which the leadfingers are positioned.
5. The leadframe of claim 1, further comprising electrically conductive couplers attached to individual bond sites.
6. The leadframe of claim 5 wherein the conductive couplers include solder balls.

* * * * *