

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
27 November 2008 (27.11.2008)

PCT

(10) International Publication Number  
**WO 2008/144438 A1**

(51) International Patent Classification:  
**G11C 11/15** (2006.01)

(74) Agents: **VILLENEUVE, Joseph, M.** et al.; **WEAVER AUSTIN VILLENEUVE & SAMPSON LLP**, P.O. Box 70250, Oakland, California 94612-0250 (US).

(21) International Application Number:  
PCT/US2008/063781

(22) International Filing Date: 15 May 2008 (15.05.2008)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
60/938,678 17 May 2007 (17.05.2007) US  
60/943,513 12 June 2007 (12.06.2007) US  
61/012,106 7 December 2007 (07.12.2007) US  
12/120,549 14 May 2008 (14.05.2008) US

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(71) Applicant (for all designated States except US): **INTEGRATED MAGNETOELECTRONICS** [US/US]; 1214 Oxford Street, Berkeley, California 94709 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **TOROK, E., James** [US/US]; 860 Country Road I W, Shoreview, Minnesota 55126-1317 (US). **FLEMING, David, Leslie** [US/US]; 5325 Williston Road, Minnetonka, Minnesota 55345 (US). **WUORI, Edward** [US/US]; 5613 St. Stephen Street, St. Paul, Minnesota 55112 (US). **SPITZER, Richard** [US/US]; 1214 Oxford Street, Berkeley, California 94709 (US).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

(54) Title: SCALABLE NONVOLATILE MEMORY




FIG. 5

(57) Abstract: Various magnetoresistive memory cells and architectures are described which enable nonvolatile memories having high information density.

WO 2008/144438 A1

## SCALABLE NONVOLATILE MEMORY

### RELATED APPLICATION DATA

[0001] The present application claims priority under 35 U.S.C. 119(e) to U.S. Provisional Patent Application No. 60/938,678 for INHERENTLY RADHARD NONVOLATILE MEMORY filed May 17, 2007 (Attorney Docket No. IMECP023P), U.S. Provisional Patent Application No. 61/012,106 for INHERENTLY RADHARD NONVOLATILE MEMORY filed December 7, 2007 (Attorney Docket No. IMECP023P2), and U.S. Provisional Patent Application No. 60/943,513 for MAGNETORESISTIVE MEMORIES filed June 12, 2007 (Attorney Docket No. IMECP024P). The present application also claims priority under 35 U.S.C. 120 to U.S. Patent Application No. 12/120,549 for SCALABLE NONVOLATILE MEMORY filed May 14, 2008 (Attorney Docket No. IMECP023). The entire disclosure of each of these applications is incorporated herein by reference for all purposes.

### BACKGROUND OF THE INVENTION

[0002] The present invention relates to nonvolatile memories and, in particular, to memories based on magnetoresistance.

[0003] Conventional nonvolatile memories – semiconductor as well as magnetic RAM (MRAM) – require shielding to protect against radiation. Conventional MRAM architectures provide nonvolatility by using magnetic storage elements, but employ CMOS transistors to address individual memory cells, thereby incorporating vulnerability to radiation damage into the system.

[0004] In recent years, the MRAM industry has largely focused on developing and commercializing nonvolatile memories based on magnetic tunnel junction (MTJ) structures. Both conventional MTJ memories as well as the more recently developed “toggle” MTJ memories have drawbacks which present obstacles to achieving the kind of density considered acceptable for commercialization. First, the minimum cell size for MTJ memories is significantly larger than the CMOS processing linewidth because of the complexity of the cell design and the interference of closely spaced cells.

[0005] Second, the overlap between the switching-field distributions of full-selected and half-selected cells in MTJ designs result in unacceptably high write error

rates as the distance between cells shrinks, which is likely due to the demagnetizing fields from adjacent cells. Finally, most MTJ designs also suffer from a problem known as “magnetization creep” in which the cells become demagnetized over time so their information contents are lost.

#### SUMMARY OF THE INVENTION

[0006] According to various embodiments of the invention, memory cells and architectures based on magnetoresistance, and methods of making the same are provided. According to a particular class of embodiments, memories including one or more memory cells (and electronic systems incorporating such memories) are enabled in which each memory cell includes a first multilayer thin-film storage element exhibiting magnetoresistance. A first signal line is disposed above the first thin-film storage element and electrically isolated therefrom. A second signal line is disposed above the first signal line. The second signal line is electrically isolated from both the first thin-film storage element and the first signal line. At least one non-conductive keeper element is in direct contact with the first thin-film storage element. The first thin-film storage element and the keeper element form at least a portion of a fully-closed-flux structure. According to various subsets of embodiments, each first thin-film storage element may be one or more of a GMR element, an MTJ element, a CIP element, or a CPP element. According to another subset of embodiments, the first signal line and the second signal line in each memory cell are configured such that current directions associated with each are parallel.

[0007] According to another class of embodiments, memories (and electronic systems incorporating such memories) are enabled in which each memory cell in an array includes a magnetic tunnel junction (MTJ) storage element having first and second magnetic layers separated by an insulator. The first magnetic layers of the memory cells in each row of the array are connected in series to form a first sense line, and the second magnetic layers of the memory cells in each row of the array are connected in series to form a second sense line.

[0008] According to yet another class of embodiments, memories, electronic systems incorporating such memories, and methods of making such memories are enabled in which each memory cell includes a multilayer thin-film storage element exhibiting magnetoresistance. The storage element is characterized by a horizontal

width and a vertical thickness. The vertical thickness of the storage element is controlled with reference to the horizontal width of the storage element such that a volume of the storage element is sufficient to ensure thermal stability of a magnetization state of the storage element for a specified period of time.

[0009] A further understanding of the nature and advantages of the present invention may be realized by reference to the remaining portions of the specification and the drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0010] FIG. 1 is a simplified cross-section of a memory cell for use with embodiments of the invention.

[0011] FIG. 2 is an example of a plot of demagnetizing field as a function of cell length.

[0012] FIG. 3 is an example of a plot of demagnetizing field as a function of cell length for two different gap sizes.

[0013] FIG. 4 is an example of a plot of theoretical write currents for an open-flux structure and a structure with a keeper.

[0014] FIG. 5 is a simplified cross-section of a memory cell having a fully-closed-flux structure for use with various embodiments of the invention.

[0015] FIGs. 6-10 are simplified top views of memory arrays according to specific embodiments of the invention.

[0016] FIGs. 11 and 12 are simplified cross-sections of memory cells having fully-closed-flux structures for use with various embodiments of the invention.

[0017] FIGs. 13-16 are simplified views of various aspects of memory cells having fully-closed-flux structures for use with various embodiments of the invention.

#### DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS

[0018] Reference will now be made in detail to specific embodiments of the invention including the best modes contemplated by the inventors for carrying out the invention. Examples of these specific embodiments are illustrated in the accompanying drawings. While the invention is described in conjunction with these specific embodiments, it will be understood that it is not intended to limit the invention to the described embodiments. On the contrary, it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and

scope of the invention as defined by the appended claims. In the following description, specific details are set forth in order to provide a thorough understanding of the present invention. The present invention may be practiced without some or all of these specific details. In addition, well known features may not have been described in detail to avoid unnecessarily obscuring the invention.

[0019] According to various embodiments of the invention, nonvolatile memories based on various magnetoresistive mechanisms are enabled. Some embodiments described herein address various obstacles to miniaturization to enable magnetoresistive memories on scales not previously possible with conventional techniques. According to a particular class of embodiments, memory cells and architectures are implemented using memory cell designs having fully-closed-flux structures for which the write-current density is largely invariant with lithography linewidth, i.e., write current shrinks in proportion to linewidth. It should be noted that representations of memory cell and array configurations provided in the accompanying figures are simplified and not necessarily to scale in order to clearly illustrate relevant features of the various implementations depicted.

[0020] The term “demagnetizing field” as applied to a magnetic medium refers to the field inside the magnetic medium whose source is the magnetization of the medium itself. This field extends outside the magnetic medium where it is commonly referred to as the “fringe field.” However, it will be understood that these are just two different names for a single phenomenon. Inside the magnetic medium, the demagnetizing field opposes drive currents and grows significantly as the element size decreases. This is the reason for the large write currents necessary in conventional MTJ MRAM designs. The fringe field is essential in disk heads where it is used to write on the magnetic disk. However, it poses a significant problem in MRAM because the fringe field from one cell can change the bit value in a neighboring cell.

[0021] A saturated rectangular cell will have a sheet of poles on each end of the cell normal to the direction of magnetization. The near-field of  $H_d$  will be constant at  $2\pi M$ , which for NiFe would be 5000 gauss, far in excess of the 2 Oe value for the film coercivity. Thus the ends will be demagnetized, spreading the poles over the end

regions of the cell. In actuality  $M$  is likely to vary with position over the memory cell.

[0022] In open-flux structures, the demagnetizing field  $H_d$  and the corresponding drive current become excessively large because the write current must provide a field that overcomes  $H_d$ . According to various embodiments of the invention, demagnetizing fields are reduced through the use of a keeper to promote closure and/or form a closed-flux structure. A keeper is a low-coercivity magnetic film whose magnetization results in boundary conditions that cancel the magnetic field in the plane of the film, thereby lowering the demagnetizing fields. According to specific embodiments, keepers serve two functions: reducing the demagnetizing field, and reducing the required drive current (this is apart from the issue of demagnetizing fields). For example cutting drive current in half reduces power consumption by a factor of four, and reduces the area required for selection electronics.

[0023] To investigate the dependence of the demagnetizing field  $H_d$  on the relevant parameters of a keepered memory element such as the one shown in FIG. 1, the magnetization  $M$  was modeled as a function of position in cell, resulting in a representation of  $H_d$  at the cell center as:

$$H_d = M_0 \cdot T \cdot \int_{-\frac{a}{2}}^{\frac{a}{2}} \int_{-\frac{L}{2}}^{\frac{L}{2}} \frac{-8}{L^2} \left[ \frac{x^2}{(x^2 + y^2)^{\frac{3}{2}}} - \frac{x^2}{[x^2 + y^2 + (2 \cdot g)^2]^{\frac{3}{2}}} \right] dx dy$$

where  $L$  is the cell length along the easy axis,  $a$  is the cell width along the hard axis,  $T$  is the total thickness of the magnetic layers (exclusive of intervening conductive, nonmagnetic layers),  $g$  is the gap thickness between the cell and the keeper (i.e., the thickness of insulation 1), and  $M_0$  is the maximum magnetization in the middle. It should be noted that  $H_d$  vanishes for  $g = 0$ .

[0024] This integral was numerically evaluated using Mathcad. A plot of the demagnetizing field as a function of the cell length for fixed values of the other

parameters is shown FIG. 2. In this example, the demagnetizing field  $H_d$  is in given in oe and  $L$  in  $\mu\text{m}$ . In addition,  $M_0 = 800$  gauss,  $T = 20$  nm,  $g = 0.1 \mu\text{m}$ , and  $a = 1 \mu\text{m}$ . For a fixed aspect ratio ( $a/L$ ),  $H_d$  grows as the scale of the cell shrinks for fixed gap size. Therefore the demagnetizing field becomes unacceptably large as the cell size shrinks to nanoscale features. FIG. 3 shows the demagnetizing field for two gap sizes as a function of  $L$  (with  $L = 3a$ ); a gap of 20 nm (lower curve) and for a gap of 100 nm (upper curve);  $M_0 = 800$  gauss and  $T = 10$  nm.

[0025] Theoretical currents to write to a thin-film cell with  $H_k = 25$  oe for an open-flux structure and a structure with a keeper are compared in FIG. 4. As shown, a keeper which provides at least partial flux closure is effective at reducing the write current until the bit or cell width approaches the size of the gap.

[0026] Simulation results also indicate that the drive fields for a cell like the cell shown in FIG. 1 will get much larger as minimum feature size shrinks below about  $1 \mu\text{m}$ , where there is a sharp rise in the demagnetizing field. Therefore, such cell designs become untenable at the deep submicron level. Therefore, according to specific embodiments of the invention, cell designs are provided in which the gap between the storage element(s) and the keeper is eliminated and, as a result, drive currents continue to decrease substantially linearly with cell width.

[0027] A particular class of embodiments based on GMR (giant magnetoresistance) thin-film elements will now be described. These embodiments employ thin-film structures exhibiting GMR and in which the magnetic layer that has higher coercivity (i.e., switches at relatively higher fields) is used for storage, and the magnetic layer that has lower coercivity (i.e., switches at relatively lower fields) is used for readout. The bit value is stored as a magnetization direction. The resistance of the element depends on the relative orientation of the magnetizations in the hard and soft layers. It will be understood that GMR elements suitable for use with such embodiments may have one of each type of magnetic layer separated by an intervening non-magnetic conductive layer, or multiple periods of such layers.

[0028] An example of a "gapless" cell design having a fully-closed-flux structure and designed in accordance with a specific embodiment of the invention is shown in FIG. 5. An array of such memory cells may be configured as shown in FIG. 6. In this configuration, individual cells are accessed by an array of intersecting drive (address)

lines. Write is by a coincidence of two half-select currents applied to one of each intersecting drive line. Each half-select current supplies one-half of the field required to switch the hard (storage) layer. This type of architecture is typically referred to as a “crosspoint” memory array. The cells of FIG. 6 reside in and are part of the GMR sense line. The cells are thus in series, though they are not physically distinct entities in the GMR elements, i.e., there is a continuous line. The active parts of the GMR line – the memory cells – are determined physically by the portions of the GMR line under the overlay of the straight lines and serpentine lines, where these drive lines are parallel. By way of example, the straight drive lines will be referred to as “word” lines and the serpentine drive lines as “digit” lines. However, it will be understood that these designation are arbitrary and therefore should not be used to limit the scope of the invention. Reading involves applying a full-select current pulse to one word line, of sufficient strength to switch the soft layers of all the cells in that column without switching any of the hard layers (nondestructive readout), but of less strength than a half-select current to switch the hard layer. A sense-line bias current produces a signal on the GMR line. For example, a full-select field to switch a cobalt (storage) layer may be 10 Oe, and a full-select field to switch a permalloy (readout) layer may be 2 Oe.

[0029] The depicted design uses parallel word and digit lines at the memory cells for a couple of reasons. The first is that it allows the keeper ends to be positioned closely to the GMR element so as to keep  $H_d$  small. The second is that there is a cumulative disturb mechanism (also referred to as magnetization creep) caused by a combination of a pulsed hard-axis field together with an easy-axis field that is on while the hard-axis field is changing. This form of disturb, in which the cells themselves become demagnetized so their information contents are lost, is avoided by this design which uses only easy-axis fields. It should be noted that arrays of memory cells taking advantage of this “easy-axis” configuration are not limited to the configuration illustrated in FIG. 5. For example, the memory cells shown in FIGs. 1 and 11-16 may be arranged in similar configurations.

[0030] The memory cell of FIG. 5 has a fully-closed-flux structure, as a result of which, the field required to switch a bit should remain constant as cell size decreases. That is, experimental evidence of mitigation of the disturb problem strongly suggests



that drive currents will scale with decreasing feature size because of the common physical origin of the two problems, i.e., the demagnetizing field. Microamp drive currents at nanoscale feature sizes are expected, and cell size near the theoretical limit of a crosspoint memory array, i.e., a memory accessed by an intersecting array of address lines, should be achievable. This is an order of magnitude smaller than that of a typical MTJ MRAM cell.

[0031] The Maxwell equation  $\nabla \times \mathbf{H} = \mathbf{J}_{\text{free}}$  (SI units) implies that the field from a current in a wire is  $H = \frac{1}{2} I/(a+T)$ , where the line width and layer thickness are in meters and  $I$  is the current in amperes. The field produced in a stripline is thus proportional to the drive current and inversely proportional to the feature size (for  $T \ll a$ ). The required switching fields are independent of feature size provided there are no demagnetizing fields. Write current should thus scale in proportion to the line width in the absence of demagnetizing fields.

[0032] Specific embodiments of the invention provide protection against external magnetic fields in multiple ways. As described above, a keeper may be employed to keep external fields from entering the structure over which the keeper is placed. In the presence of an external magnetic field, whether stray or applied, the magnetization in the keeper changes to a configuration whose poles create a magnetic field equal and opposite to the external field and functions to neutralize its entry into the keeper-protected structure.

[0033] In addition, and according to some embodiments, conetic magnetic shielding that protects the whole chip may be provided. Such shielding has long been used by the military to protect magnetic thin-film memories in submarines, planes, and missiles.

[0034] Various geometries for arranging memory cells such as various ones of those shown in FIGs. 1, 5, and 11-16 will now be described with reference to FIGs. 7-9. The first two are based on the use of a permalloy keeper. Permalloy is a conductive metal alloy that requires insulation between the keeper and the magnetoresistive element to prevent shorting (e.g., the cell of FIG. 1). The denser, third geometry is enabled by the use of a gapless design with a non-conductive keeper (e.g., the cell of FIG. 5).

[0035] The first geometry, illustrated in FIG. 7, assumes a conservative spacing requirement of one minimum feature size –  $f$  – resulting in a cell area of approximately  $16f^2$ . The bit lines are overlapped (but insulated) serpentine conductors, as shown in the light and dark shades of gray. The word lines are vertical striplines, shown in white, but partially obscured by the bit lines in the drawing. The GMR lines (also used as sense lines), are horizontal striplines as shown. The keepers are indicated by the Xs.

[0036] The second geometry, illustrated in FIG. 8, assumes that features fabricated on different layers can be spaced more closely; a common practice in older semiconductor processes. In this example, the distance between features formed on different layers is assumed to be  $f/2$ . A thinner insulation for the conductive keepers results in a cell area of approximately  $9f^2$ .

[0037] The cell in the third geometry, illustrated in FIG. 9, employs a non-conductive magnetic keeper material. This eliminates the need for a separate insulation layer, resulting in a cell area of approximately  $4f^2$ , the theoretical limit for a single-bit cell.

[0038] Ferrites are a class of magnetic materials that are also insulators. There was a large and fairly successful effort in the recording-disk industry some years ago to make ferrite-coated disks for hard drives. This effort focused on high-coercivity materials. The keeper in the  $4f^2$  cells of FIG. 9 comprises a material with low coercivity and high permeability. Amorphous ferrite films are an example of materials suitable for use as a keeper in such implementations. As with the previously described examples of array geometries, the bit lines are overlapped (but insulated) serpentine conductors, shown in the light and dark shades of gray. The word lines are vertical striplines, shown in white, but partially obscured by the bit lines. The GMR lines (also used as sense lines) are horizontal striplines (also white) under the keepers, but are also partially obscured. The keepers are again indicated by the Xs.

[0039] More generally, there exists a wide range of suitable materials which may be used to implement a keeper in accordance with various embodiments of the invention. And new materials which may be suitable are constantly being developed. The number of suitable materials is such that a comprehensive listing here is not

practicable. However, some suitable classes of materials are provided by way of example.

[0040] One example of a class of suitable materials is ferrites having a Spinel structure, e.g.,  $MO-Fe_2O_3$  where M is a divalent metal such as Mn, Fe, Co, Ni, Cu, Mg, or Li. Mixtures of these ferrites may also be used. Another example of a class of suitable materials is corundum-type oxides, e.g., hematite ( $\alpha Fe_2O_3$ ), ilmenite ( $FeTiO_3$ ). Also  $MTiO-Fe_2O_3$  where M may be Co, Ni, or Mn. Magnetoplumbite oxides, e.g.,  $MO-6Fe_2O_3$  where M is one of the large divalent ions Ba, Sr, or Pb, may also be employed. Yet another class of materials which may be used is perovskite oxides, e.g.,  $MFeO_3$  where M is one of La, Ca, Ba, or Sr. Other series such as  $MMnO_3$  and  $MCoO_3$  may also be suitable. Ferrimagnetic garnets, e.g.,  $3M_2O_3-5Fe_2O_3$  where M is one of the trivalent atoms Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, Lu, or Y, may also be used. In addition, mixtures of any of these and other suitable materials may be used.

[0041] Additional information regarding materials which may be suitable for implementing keepers for use with embodiments of the invention may be found in section 5.3 of the textbook *Physics of Magnetism* by Sōshin Chikazumi, John Wiley & Sons (1964), entitled "Ferrimagnetic Oxides and Compounds," the entirety of which is incorporated herein by reference for all purposes. In addition, new materials such as  $M_3 Me_2 Fe_{24} O_{41}$  wherein M is an alkaline earth metal ion and Me is a divalent metal, may be used.

[0042] According to a specific embodiment, the cell area can be reduced to  $4f^2$  by fabricating alternating digit lines in two separate deposition and patterning steps and by using an insulating keeper material. A plan view of such an array showing overlapping digit lines is shown in FIG. 10. The two separately deposited sets of serpentine digit lines 1002 and 1004, shown in the two darker shades of gray, are insulated from each other. There are no GMR elements under the overlap of the serpentine lines so the overlap does not cause disturb. The keeper layers are not shown for clarity. In addition, the drawing is not to scale, e.g., the digit lines are shown narrower than they are in actuality for clarity.

[0043] The two sets of separately deposited serpentine digit lines are insulated from each other, from the word lines, and from the GMR elements. Thus, there are

three insulating layers. The sequence of the various layers in a cross section of the array shown in FIG. 10 depends on where in the array the cross section is taken. FIG. 11 shows two cross sections through the centers of two types of a gapless  $4f^2$  cell design for use with various embodiments of the invention, each of which includes only one GMR element. In FIG. 11(a) the digit line is closer to the GMR element, and insulators 2 and 3 are contiguous. In FIG. 11(b) the digit line is closer to the word line, and insulators 1 and 2 are contiguous. According to a particular implementation, bits along a given digit line are all of one type, and those in the neighboring digit line of the other type. The keeper, being an insulator, contacts the GMR layer, as well as the two drive lines, resulting in a fully-closed-flux structure for each cell.

[0044] Alternative  $4f^2$  designs for use with various embodiments of the invention, and including overlapping digit lines, an insulating keeper, and two GMR elements (e.g., similar to the design of FIG. 5) are shown in FIG. 12. In FIG. 12(a), the digit line is closer to the GMR film element, and insulators 2 and 3 are contiguous. In FIG. 12(b), the digit line is closer to the word line, and insulators 1 and 2 are contiguous.

[0045] In these implementations, the data stored in the top and bottom GMR elements are identical, i.e., each bit value is stored in two different locations in a given cell. The two thin-film structures can be connected in series to get twice the resistance, and therefore twice the signal can be achieved relative to the cell designs of FIG. 11. And because noise depends on the square root of  $R$ , the cells of FIG. 12 are also operationally superior to those of FIG. 11 in this regard for relatively little added processing complexity. Thus, the GMR elements can be connected in series to double the sense signal, with the noise increasing only by 2.5.

[0046] Specific embodiments have been described above which employ GMR thin-film elements as the basis for memory cells having fully-closed-flux structures. It should be noted that the invention is not so limited. According to a specific class of embodiments, memory cells and arrays employing MTJ elements having closed-flux configurations are contemplated.

[0047] According to specific embodiments, memory cell and array configurations similar to those described above are provided in which the GMR thin-film elements are replaced with an MTJ element (also referred to as a “tunneling pair”). According

to one implementation, each sense line is implemented as pair of sense lines, and the sensing is done in parallel (instead of in series) due to the the resistance of the tunneling junction.

[0048] The tunneling pair may be implemented as a pair of magnetic films 1302 and 1304 separated by an insulating gap as shown in FIG. 13. The two magnetic films are electrically connected by virtue of electrons tunneling through the intervening insulator. The resistance of the insulator is either large or small depending on whether the directions of magnetization of the two films are antiparallel or parallel. As shown in FIG. 14, the MTJ elements may be connected to each other in parallel, i.e., top film to top film, bottom film to bottom film, to form a pair of sense lines.

[0049] A particular MTJ element may be sensed when the magnetization of one of the element's films is toggled back and forth, thereby switching the resistance between one of the pairs of bits. This may be done with word and digit lines 1502 and 1504 placed on top of the MTJ elements as shown in FIG. 15. As discussed above, the word and digit lines may be parallel in the region of each MTJ element as described above with reference to FIG. 6 to achieve similar benefits. And as shown in FIG. 16, a keeper structure 1602 is provided over and in direct contact with each MTJ element, thus providing a fully-closed-flux structure which eliminates demagnetizing fields.

[0050] It should be noted that, although a fully-closed-flux design may be implemented using MTJ elements, arrays of such memory cells may not be suitable for the small scales which can be achieved by GMR-based implementations in that instability due to thermal effects may present obstacles at such scales.

[0051] For additional details on memory cell and array architectures based on quantum magnetoresistance (QMR) (which includes GMR and MTJ structures) and related techniques which may be employed with various embodiments of the invention to implement such cells, arrays, and architectures, reference can be made to U.S. Patent Nos. 5,237,529; 5,592,413; and 5,587,943. In addition, computing systems may be implemented in which some or all of the various levels of the memory hierarchy, e.g., processor cache memory, system memory, long term storage, etc., are implemented using the techniques described herein.

[0052] Implementations are also contemplated in which not only the memory cells themselves, but associated electronics are implemented using “all-metal” general purpose electronics. Such all-metal memory chips are inherently radiation hard. For information on the implementation of “all-metal” general-purpose electronics which may be used to implement such memories and the systems of which they are a part, reference can be made to U.S. Patent Nos. 5,929,636; 6,031,273; 6,469,927; and 6,483,740. The entire disclosure of each of the patents referenced in this and the preceding paragraph is incorporated herein by reference for all purposes.

[0053] As discussed above and in accordance with embodiments of the present invention, techniques are provided by which memory cell sizes near theoretical minimums are achievable. This enables memory architectures having high levels of information density. It should be noted that the techniques described herein may be combined with other techniques to achieve even greater density. For example, implementations are contemplated in which individual memory cells store multiple bits of information using, for example, techniques described in U.S. Patent No. 6,594,175, the entire disclosure of which is incorporated herein by reference. In another example, multiple levels of memory arrays and associated electronics configured in 3 dimensions may be fabricated to achieve greater density as described in U.S. Patent No. 6,992,919, the entire disclosure of which is incorporated herein by reference.

[0054] In addition, future advances in lithography will make possible the fabrication of memory elements with ever decreasing horizontal or in-plane dimensions. This area miniaturization brings exciting opportunities as well as a variety of challenges to various next-generation magnetic RAM designs.

[0055] One such opportunity relates to CPP (Current Perpendicular to the Plane) memory elements based on giant magnetoresistance (GMR). In these elements the sense current flows vertically through the element rather than flowing horizontally as with CIP (current in plane) elements. This is known to yield a higher value of GMR under suitable conditions. One problem associated with CPP elements is that GMR films having a thickness much smaller than the horizontal dimensions result in an unacceptably low element resistance for current flowing vertically, thereby making it difficult to sense. Therefore, according to a particular class of embodiments, CPP

memory elements are provided which address this issue, providing yet another mechanism that enables greater information density. According to such embodiments, CPP elements are provided which are much thicker than they are wide, as a result of which the resistance becomes reasonable.

[0056] Another challenge with increasing miniaturization is that the total volume of the memory elements may get so small as to decrease their thermal stability to an unacceptable level. That is, for a sufficiently small particle, thermal energy ( $kT$ ) at room temperature becomes sufficiently large that the particle's magnetization may become unstable (reverse spontaneously) with respect to thermal fluctuations. This is a relaxation phenomenon. The magnetization of an initially magnetized sample decays spontaneously according to

$$M(t) = M_0 \exp(-t/\tau)$$

where the relaxation time is given by

$$\tau = \tau_0 \exp\{KV/(kT)\}$$

with  $K$  the intrinsic magnetic anisotropy of the material,  $V$  the sample volume, and typically  $\tau_0 \sim 10^{-9}$  s. For the information to remain stable for at least 10 years, it is desirable to have  $KV > 40$  kT. For typical materials,  $K \sim 2.2 \times 10^5$  J/m<sup>3</sup>, which implies a minimum sample volume of  $\sim 10^3$  nm<sup>3</sup>.

[0057] According to various embodiments of the invention, the vertical thickness of a CPP memory element is increased sufficiently as its width is decreased to maintain its mass or volume at the level required to ensure thermal stability for the specified time. An added benefit is that the increase in thickness can be realized by increasing the number of layers (i.e., multiple periods of the basic thin-film structure, which will further increase the GMR value and the signal. GMR values of experimental multi-period or lattice films have been found in the range around 100% at room temperature.

[0058] It should be noted that as these thicknesses are increased, the thickness of the nonmagnetic metal layer between the magnetic layers may also have to be increased in order to avoid exchange forces between the two layers increasing to the point where the lower-coercivity layer could not be switched independently. If this is the case, then this solution may not be as effective for MTJ-based memories in which the effectiveness of the tunnel layer is very sensitive to its thickness which is

constrained to lie within very narrow limits in order to allow tunneling. However, as long as constraints on the tunneling layer may be met, the technique described herein may be used to implement such memory elements.

[0059] According to a particular class of implementations, in order to keep substantially constant mass or volume, the vertical thickness of the memory element is increased as the square of the decrease in horizontal feature size. So, for example, for a minimum feature size of about 6 nm and an aspect ratio of about unity, the thicknesses of individual layers in a two-layer GMR film, which may be about 8 nm each at micron-scale minimum feature size, will be increased to about 15 nm each. Alternatively, the overall increase in thickness can be realized by replacing the single GMR film by a multi-period structure with three periods, with the individual layer thicknesses maintained at about 8 nm. These two approaches may also be combined. According to a specific implementation, this is done for both the storage layer and the read layer as each of them may be separately vulnerable to thermal instability. As discussed above, this may also be done for the nonmagnetic layer between them.

[0060] It should be noted that this innovation may be combined with any of the other innovations described herein to achieve highly dense memory systems. Alternatively, the CPP memory elements described herein may be implemented without using any of the other techniques described herein.

[0061] While the invention has been particularly shown and described with reference to specific embodiments thereof, it will be understood by those skilled in the art that changes in the form and details of the disclosed embodiments may be made without departing from the spirit or scope of the invention. In addition, although various advantages, aspects, and objects of the present invention have been discussed herein with reference to various embodiments, it will be understood that the scope of the invention should not be limited by reference to such advantages, aspects, and objects. Rather, the scope of the invention should be determined with reference to the appended claims.



What is claimed is:

1. A memory, comprising an array of memory cells, each memory cell comprising:
  - a first multilayer thin-film storage element exhibiting magnetoresistance;
  - a first signal line above the first thin-film storage element and electrically isolated therefrom;
  - a second signal line above the first signal line, the second signal line being electrically isolated from both the first thin-film storage element and the first signal line; and
  - at least one non-conductive keeper element in direct contact with the first thin-film storage element;wherein the first thin-film storage element and the keeper element form at least a portion of a fully-closed-flux structure.
2. The memory of claim 1 wherein each first thin-film storage element comprises one or more of a GMR element, an MTJ element, a CIP element, or a CPP element.
3. The memory of claim 1 wherein the memory cells in the array are arranged in a plurality of rows and a plurality of columns, wherein the first thin-film storage elements in each row of memory cells are part of a first continuous thin-film structure, wherein the first signal line for each memory cell is part of a first continuous drive line for the corresponding row of memory cells, wherein the second signal line for each memory cell is part of a second continuous drive line for the corresponding column of memory cells, and wherein one of the first drive lines and one of the second drive lines cross at each memory cell and are configured such that current directions associated with each are parallel at each memory cell.
4. The memory of claim 3 wherein each of the first drive lines is configured in a serpentine pattern, and wherein the first drive lines corresponding to adjacent rows of memory cells overlap.

5. The memory of claim 4 wherein the first drive lines corresponding to adjacent rows of memory cells overlap such that a cell area associated with each memory cell is  $4f^2$ , where  $f$  represents a lithography feature size.

6. The memory of claim 1 wherein the first thin-film storage element is configured to store one or more bits of information.

7. The memory of claim 1 wherein each memory cell further comprises a second multilayer thin-film storage element above and electrically isolated from the first and second signal lines, wherein the second thin-film storage element forms a portion of the fully closed-flux structure.

8. The memory of claim 7 wherein the second thin-film storage elements in each row of memory cells are part of a second continuous thin-film structure, and wherein the first and second continuous thin-film structures associated with each row of memory cells are electrically connected in parallel.

9. An electronic system comprising system memory, the system memory comprising a plurality of memory cells, each memory cell comprising:

a multilayer thin-film storage element exhibiting magnetoresistance;

a first signal line above the thin-film storage element and electrically isolated therefrom;

a second signal line above the first signal line, the second signal line being electrically isolated from both the thin-film storage element and the first signal line; and

at least one non-conductive keeper element in direct contact with the thin-film storage element;

wherein the thin-film storage element and the keeper element form at least a portion of a fully-closed-flux structure.

10. The electronic system of claim 9 wherein the system memory is part of a memory hierarchy including cache memory associated with at least one processor, and long term storage, and wherein at least one other portion of the memory hierarchy comprises an additional array of memory cells having fully-closed-flux structures.

11. A memory, comprising an array of memory cells arranged in a plurality of rows and a plurality of columns, each memory cell comprising:

a magnetic tunnel junction (MTJ) storage element;

a first signal line above the MTJ storage element and electrically isolated therefrom; and

a second signal line above the first signal line, the second signal line being electrically isolated from both the MTJ storage element and the first signal line;

wherein the first signal line for each memory cell is part of a first continuous drive line for the corresponding row of memory cells, wherein the second signal line for each memory cell is part of a second continuous drive line for the corresponding column of memory cells, and wherein one of the first drive lines and one of the second drive lines cross at each memory cell and are configured such that current directions associated with each are parallel at each memory cell.

12. The memory of claim 11 wherein each of the first drive lines is configured in a serpentine pattern, and wherein the first drive lines corresponding to adjacent rows of memory cells overlap.

13. A memory, comprising an array of memory cells arranged in a plurality of rows and a plurality of columns, each memory cell comprising:

a magnetic tunnel junction (MTJ) storage element, the MTJ storage element having first and second magnetic layers separated by an insulator, wherein the first magnetic layers of the memory cells in each row are connected in series to form a first sense line, and the second magnetic layers of the memory cells in each row are connected in series to form a second sense line;

a first signal line above the MTJ storage element and electrically isolated therefrom;

a second signal line above the first signal line, the second signal line being electrically isolated from both the MTJ storage element and the first signal line; and  
at least one non-conductive keeper element in direct contact with the MTJ storage element;  
wherein the MTJ storage element and the keeper element form at least a portion of a fully-closed-flux structure.

14. A memory, comprising a plurality of memory cells, each memory cell comprising a multilayer thin-film storage element exhibiting magnetoresistance, the storage element being characterized by a horizontal width and a vertical thickness, wherein the vertical thickness of the storage element is controlled with reference to the horizontal width of the storage element such that a volume of the storage element is sufficient to ensure thermal stability of a magnetization state of the storage element for a specified period of time.

15. The memory of claim 14 wherein each storage element comprises at least one period of layers, each period of layers including a high-coercivity layer, a low-coercivity layer, and a non-magnetic layer between the high-coercivity layer and the low-coercivity layer, and wherein the vertical thickness of the storage element is controlled by adjusting a layer thickness of one or more of the high-coercivity layer, the low-coercivity layer, or the non-magnetic layer.

16. The memory of claim 14 wherein each storage element comprises a plurality of period of layers, each period of layers including a high-coercivity layer, a low-coercivity layer, and a non-magnetic layer between the high-coercivity layer and the low-coercivity layer, and wherein the vertical thickness of the storage element is controlled by the number of periods of layers.

17. The memory of claim 14 wherein each memory cell further comprises at least one non-conductive keeper element in direct contact with the thin-film storage element, the thin-film storage element and the keeper element forming at least a portion of a fully-closed-flux structure.

18. The memory of claim 14 wherein the plurality of memory cells is arranged in an array comprising a plurality of rows and a plurality of columns, each memory cell further comprising a first signal line above the thin-film storage element and electrically isolated therefrom, and a second signal line above the first signal line, the second signal line being electrically isolated from both the thin-film storage element and the first signal line, wherein the first signal line for each memory cell is part of a first continuous drive line for the corresponding row of memory cells, wherein the second signal line for each memory cell is part of a second continuous drive line for the corresponding column of memory cells, and wherein one of the first drive lines and one of the second drive lines cross at each memory cell and are configured such that current directions associated with each are parallel at each memory cell.

19. The memory of claim 14 wherein each of the first drive lines is configured in a serpentine pattern, and wherein the first drive lines corresponding to adjacent rows of memory cells overlap.

20. A method of fabricating a memory, comprising forming a plurality of memory cells, each memory cell comprising a multilayer thin-film storage element exhibiting magnetoresistance, the storage element being characterized by a horizontal width and a vertical thickness, wherein forming the plurality of memory cells comprises controlling the vertical thickness of the storage element with reference to the horizontal width of the storage element such that a volume of the storage element is sufficient to ensure thermal stability of a magnetization state of the storage element for a specified period of time.

21. A memory cell comprising:  
a first multilayer thin-film storage element exhibiting magnetoresistance;  
a first signal line above the first thin-film storage element and electrically isolated therefrom;

a second signal line above the first signal line, the second signal line being electrically isolated from both the first thin-film storage element and the first signal line; and

at least one non-conductive keeper element in direct contact with the first thin-film storage element;

wherein the first thin-film storage element and the keeper element form at least a portion of a fully-closed-flux structure.

22. The memory cell of claim 21 wherein the first thin-film storage element comprises one of a GMR element, an MTJ element, a CIP element, or a CPP element.

23. The memory cell of claim 21 wherein the first signal line and the second signal line are configured such that current directions associated with each are parallel.

24. The memory cell of claim 21 wherein the first thin-film storage element is configured to store one or more bits of information.

25. The memory cell of claim 21 further comprising a second multilayer thin-film storage element above and electrically isolated from the first and second signal lines, wherein the second thin-film storage element forms a portion of the fully closed-flux structure.




FIG. 1




FIG. 2






FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9






FIG. 10








(a)




(b)

**FIG. 11**


**FIG. 12**




**FIG. 13**



**FIG. 14**



**FIG. 15**



**FIG. 16**

**A. CLASSIFICATION OF SUBJECT MATTER***G11C 11/15(2006.01);*

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

G11C 11/00, G11C 11/14, H01L 27/10

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean Utility Models and applications for Utility Models since 1975

Japanese Utility Models and application for Utility Models since 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKIPASS(KIPO internal) "magneto-resistance, memory, MRAM, word, digit, bit, line, keeper, non-conductive, shield, closed, flux"

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y A	WO 1996/025740 A1 (INTEGRATED MICROTRANSDUCER ELEC. CORP.) 22 August 1996. See page 20, line 11 - page 31, line 25; figures 10 and 11. See the whole document.	1-2, 6, 9, 13, 21-24 3-5, 7-8, 10-12, 25
Y A	US 2002/0141232 A1 (YOSHIKI SAITO et al.) 03 October 2002. See paragraphs [0091] - [0184]; figures 1 and 22. See the whole document.	1-2, 6, 9, 13, 21-24 3-5, 7-8, 10-12, 25
Y A	US 2004/0037109 A1 (WILLIAM F. WITCRAFT et al.) 26 February 2004. See paragraphs [0047] - [0050]; figures 3-5. See the whole document.	1-2, 6, 9, 13, 21-24 3-5, 7-8, 10-12, 25
A	WO 2000/072324 A1 (HONEYWELL INC.) 30 November 2000. See page 8, line 22 - page 15, line 11; figures 1-21.	1-25
A	US 2004/0061166 A1 (HYEONG-JUN KIM) 01 April 2004. See paragraphs [0017] - [0087]; figures 1-7.	1-25
A	US 2005/0018476 A1 (AKIFUMI KAMIJIMA et al.) 27 January 2005. See paragraphs [0061] - [0132]; figures 1-36.	1-25



Further documents are listed in the continuation of Box C.



See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

15 OCTOBER 2008 (15.10.2008)

Date of mailing of the international search report

**15 OCTOBER 2008 (15.10.2008)**

Name and mailing address of the ISA/KR


Korean Intellectual Property Office  
Government Complex-Daejeon, 139 Seonsa-ro, Seo-  
gu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

KIM Jong Kee

Telephone No. 82-42-481-8301



**INTERNATIONAL SEARCH REPORT**

International application No.

**PCT/US2008/063781****Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)**

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:  
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☐ Claims Nos.:  
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
3. ☐ Claims Nos.:  
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

**Box No. III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)**

This International Searching Authority found multiple inventions in this international application, as follows:

I : Claims 1-13 and 21-25 directed to a configuration of the array of the memory cells; and

II : Claims 14-20 directed to a structure of the multi-layer thin-film storage element.

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☒ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

**Remark on Protest**

- ☐ The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.
- ☐ The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.
- ☐ No protest accompanied the payment of additional search fees.

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International application No.

**PCT/US2008/063781**

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 1996/025740 A1	22.08.1996	CA 2211699 A1	22.08.1996
		CA 2211699 C	24.07.2001
		DE 69609165 D1	10.08.2000
		DE 69609165 T2	22.03.2001
		EP 0809846 B1	05.07.2000
		JP 11-501438 A	02.02.1999
		KR 10-1998-0702121 A	15.07.1998
		US 5587943 A	24.12.1996
US 2002/0141232 A1	03.10.2002	EP 1246191 A2	02.10.2002
		EP 1246191 A3	17.09.2003
		JP 2002-289807 A	04.10.2002
		JP 2002-299574 A	11.10.2002
		JP 3949900 B2	25.07.2007
		KR 10-2003-0009085 A	29.01.2003
		US 6590803 B2	08.07.2003
US 2004/0037109 A1	26.02.2004	US 7145798 B2	05.12.2006
		US 6914805 B2	05.07.2005
WO 2000/072324 A1	30.11.2000	AT 246392 T	15.08.2003
		DE 60004215 D1	04.09.2003
		DE 60004215 T2	19.02.2004
		EP 1183691 A1	06.03.2002
		EP 1183691 B1	30.07.2003
		KR 10-2002-0023944 A	29.03.2002
		TW 455919 B	21.09.2001
		TW 455919 A	21.09.2001
		US 6872993 B1	29.03.2005
		US 7166479 B2	23.01.2007
		US 6872993 B1	29.03.2005
US 2004/0061166 A1	01.04.2004	JP 2004-111961 A	08.04.2004
		KR 10-2004-0025285 A1	01.04.2004
		US 6927467 B2	09.08.2005
US 2005/0018476 A1	27.01.2005	CN 1577614 A	09.02.2005
		EP 1511041 A2	02.03.2005
		EP 1511041 A3	22.06.2005
		EP 1511041 B1	28.11.2007
		JP 2005-044847 A	17.02.2005
		US 7026677 B2	11.04.2006