(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau





(10) International Publication Number WO 2015/047352 A1

- (43) International Publication Date 2 April 2015 (02.04.2015)
- (51) International Patent Classification: G06F 13/00 (2006.01) G06F 12/00 (2006.01)
- (21) International Application Number:

PCT/US2013/062474

(22) International Filing Date:

27 September 2013 (27.09.2013)

(25) Filing Language:

English

(26) Publication Language:

English

- (71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, California 95054 (US).
- (72) Inventors; and
- (71) Applicants (for US only): BAINS, Kuljit [IN/US]; 9146 52nd Ln NE, Olympia, Washington 98516 (US). MC-CALL, James A. [US/US]; 12965 NW Creekview Dr., Portland, Oregon 97229 (US).
- (74) Agent: VICTOR, David W.; Konrad Raynes Davda & Victor LLP, 350 S. Beverly Dr., Suite 360, Beverly Hills, California 90212 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

with international search report (Art. 21(3))

(54) Title: MAPPING MEMORY CONTROLLER CONNECTORS TO MEMORY CONNECTORS




FIG. 1

(57) Abstract: Provided are a device, system, and method for mapping memory controller connectors to memory connectors. A memory is programmed to transmit for each of a plurality of the memory data connectors, a pattern on the memory data connectors that has a first value for a selected memory data connector of the memory data connectors and a different value from the first value for the memory data connectors other than the selected memory data connector. For each of the memory data connectors, a read command is issued to read the pattern on the memory data connectors. a device data connector receiving the first value in the read pattern is mapped to the selected memory data connector transmitting the first value.





MAPPING MEMORY CONTROLLER CONNECTORS TO MEMORY CONNECTORS

TECHNICAL FIELD

Embodiments described herein generally relate to a memory system in which a memory ontroller communicates on a single channel or bus with multiple memory chips or modules that ave a pin layout compatible with the slots coupled to the channel and memory controller.

BACKGROUND

A memory controller may support a protocol used by the multiple memory modules oupled to a channel, such as the Joint Electron Device Engineering Council (JEDEC) Double Date tate Third Generation (DDR) Synchronous Dynamic Random Access Memory (SDRAM) protocol, EDEC SDRAM Low Power Double Data Rate 3 (LPDDR3), etc. Before using the memory hannel, the memory controller configures the memory chips in the memory modules for operations.

BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments are described by way of example, with reference to the accompanying rawings, which are not drawn to scale, in which like reference numerals refer to similar elements.

- FIG. 1 illustrates an embodiment of a system having a memory system.
- FIG. 2 illustrates an embodiment of a memory chip.
- FIG. 3 illustrates an embodiment of a swizzle of connectors on the memory controller to onnectors on the memory chip.
- FIG. 4 illustrates an embodiment of a connector mapping associating a memory controller at aconnector to one data connector on the memory chip.
- FIGs. 5a and 5b illustrate an embodiment of operations for a memory controller to map data onnectors from the memory chip to data connectors on the memory controller.
- FIG. 6 illustrates an embodiment of a bit pattern transmitted to map a connector on the nemory chip to a connector on the memory controller.

DESCRIPTION OF EMBODIMENTS

In certain memory implementations, the data in or out connectors (e.g. DQ pins) on the nemory chip are swizzled to optimize for routing. Because of the swizzling, the memory controller nust dynamically deswizzle the pins which involves determining a mapping of pins on the memory

ontroller to the pins on the memory chip or module. The DQ pins may be swizzled within a nibble r a byte depending on number of data strobes covering the DQ pins. If a single data strobe is overing a byte, then DQ pins are swizzled and length matched within the byte. However, certain nemory devices, such as LPDDR2 and LPDDR3, do not allow for swizzling. Other memory evices, such as DDR4, provide complex training methods to determine the mapping of pins on the nemory controller to the pins on the memory module. In DDR4, a serial and parallel mode of peration are defined for reads from a MPR (multi-purpose register).

Described embodiments provide techniques for the memory controller to determine a napping of the data connectors on the memory chip, such as the data input and output pins (DQ) ins), to the connectors on the memory controller by programming the memory chip to transmit istances of a bit pattern for each of the connectors on the memory chip to map. In each instance of ne transmission of the pattern, the memory controller determines a connector on the memory ontroller receiving a first bit value as opposed to a different bit value received on the other of the ata connectors. The memory controller is able to determine from the instance of the transmission f the bit patterns the memory device connector transmitting the first bit value and thus map the nemory chip connector transmitting the first value to the connector on the memory controller eceiving that first value. Once this mapping is performed, the read training sequence may be erformed to ready the memory controller and memory chip for I/O operations. 1 the following description, numerous specific details such as logic implementations, opcodes, neans to specify operands, resource partitioning/sharing/duplication implementations, types and iterrelationships of system components, and logic partitioning/integration choices are set forth in rder to provide a more thorough understanding of the present invention. It will be appreciated, owever, by one skilled in the art that the invention may be practiced without such specific details. a other instances, control structures, gate level circuits and full software instruction sequences have ot been shown in detail in order not to obscure the invention. Those of ordinary skill in the art, 7 ith the included descriptions, will be able to implement appropriate functionality without undue xperimentation.

References in the specification to "one embodiment," "an embodiment," "an example mbodiment," etc., indicate that the embodiment described may include a particular feature, tructure, or characteristic, but every embodiment may not necessarily include the particular feature, tructure, or characteristic. Moreover, such phrases are not necessarily referring to the same mbodiment.

In the following description and claims, the terms "coupled" and "connected," along with neir derivatives, may be used. It should be understood that these terms are not intended as

ynonyms for each other. "Coupled" is used to indicate that two or more elements, which may or nay not be in direct physical or electrical contact with each other, co-operate or interact with each ther. "Connected" is used to indicate the establishment of communication between two or more lements that are coupled with each other. Certain embodiments relate to memory devices lectronic assemblies. Embodiments include both devices and methods for forming electronic ssemblies.

FIG. 1 illustrates an embodiment of a computing system 100 including one or more rocessors 102 that connect over a bus 104 with one or more Input/Output (I/O) devices 106a, 106b, uch as additional storage or memory, display devices, input devices, etc. The processor 102 itegrated circuit may include a memory controller 108 that communicates with memory chips 200a, 00b over a memory channel 110 that routes signals between the memory chips 200a, 200b and the itemory controller 108. The memory chips 200a, 200b may be directly mounted on the processor 02 package, such as a "package on package" implementation, where the memory chips 200a, 200b re installed on top of the processor 102with a memory channel 108 standard interface to route ignals between them. Alternatively, the memory chips 200a, 200b may be stacked on the rocessor 102 in a chip stacking implementation, or the memory devices 106a, 160b may be inplemented in the same integrated circuit die implementing the processor 102 and the memory ontroller 108. The memory devices 200a, 200b communicate with the memory controller 108 via ite memory channel 110. In a yet further embodiment, the memory chips 200a, 200b may be implemented on the system 100 motherboard on separate packages or multiple chips on a single itemory module or package.

The memory controller 108 includes logic 112 that implements the operations of the nemory controller 108 and a connector map 400 that provides a mapping of HMC data connectors in the memory channel 110 to memory data connectors on one of the memory chips 200a, 200b so nat in the event the memory data connectors are swizzled, the connector map 400 provides the elationship of the HMC data connectors to the memory chip data connectors to allow ommunication therebetween. There may be one separate connector map 400 for each memory hip 200a, 200b.

In one embodiment, the system 100 comprises a mobile or small computer device, such as a martphone, digital camera, etc., and the memory chips 200a, 200b may comprise Low Power Pouble Data Rate (LPDDR) memory chips, such as LPDDR3, LPDDR4, etc. In alternative mbodiments, the memory chips 200a, 200b may comprise other memory chips, such as Double Pata Rate (DDR) memories. In further embodiments, the memory chips 200a, 200b may be

nounted on a memory module. In further embodiments, the system 100 may comprise a omputing device other than a mobile or small computing device.

FIG. 2 illustrates an embodiment of a memory chip 200, comprising one of the memory hips 200a and 200b. The memory chip 200 includes mode register bits 202, memory logic 204 to erform operations in response to commands from the memory controller 108, e.g., read, write, and node register commands, and memory storage cells 206 to store the data for the memory chip 200 addressable locations. The mode register 202 bits may are used to define a mode of operation.

The code or logic implementing the memory logic 204 and the memory controller logic 112 nay be encoded in hardware logic, such as in an Application Specific Integrated Circuit (ASIC), field Programmable Gate Array (FPGA), etc.

FIG. 3 illustrates an arrangement of a connector layout of the connectors, where the onnectors comprise pins, solder balls, or other electrically coupling structures, of the HMC 108 onnectors and the memory 200 connectors. In FIG. 3, the connector designations include, by way f example and without limitation, differential clock inputs 302a, 302b; clock enable (CKE) signal ins 304a, 304b; command address (CA) pins 306a, 306b; and bi-directional data Input/Output (I/O) DQ0...DQ15) and input data mask (DM0-DM1) pins 308a...308b. The DQ and DM connectors 08a and 308b are swizzled on the memory channel 110 between the memory controller 108 and in memory module 200. The memory controller 108 needs to determine the connector map 400 to ssociate the DQ and DM connectors 308a on the memory controller 108 with the corresponding nemory pins 308b on the memory chip 200, which may differ depending on the connector layout of ne memory 200. There may be additional connectors for additional purposes on the connector ayout, such as power supply pins, additional DQ and DM connectors for a 32 bit bus, as opposed to the 16bit bus shown in FIG. 3.

FIG. 4 illustrates an embodiment of an instance of an entry 400_i in the connector map 400 ssociating one memory controller connector 402, e.g., DQ and DM connector, with one of the nemory connectors 404. For instance, the memory controller 402 pin may comprise a pin number nd the memory module pin 404 may identify the pin name, e.g., DQ0-DQ15, DM0, DM1, etc.

FIGs. 5a and 5b illustrate an embodiment of operations performed by the memory controller ogic 110 and the memory module controller 202 logic to allow the memory controller logic 110 to etermine the connector map 400 for the data connectors, e.g., DQ0-DQ15. Upon initiating (at lock 500) an operation to deswizzle or map the memory controller data (HMC) connectors 308a to ne memory data connectors 308b, e.g., DQ connectors, the HMC logic 112 sends (at block 502) at east one mode register (MR) set command on the HMC command and address connectors 306a to rogram at least one pattern mode register bit 202 with a pattern for the memory data connectors.

or instance, in one implementation, if there is one mode register providing a bit for a pattern for ne data connectors DQ0-DQ7 and another mode register bit for the pattern for connectors DQ8-DQ-15, then each of these pattern mode register bits would be programmed with a pattern value to utput on the connectors DQ0-DQ15, such as a zero. There may be more or fewer pattern mode egister bits depending on the number of data connectors on the memory 200.

In response to sending the at least one command to program the pattern mode register bits, ne memory logic 204 sets (at block 504) the pattern mode register bits 202 providing pattern values or the data connectors, e.g., DQ0-DQ15, to the provided pattern value, e.g., zero.

After programming the pattern for the mode registers 202, the HMC logic 204 sets (at block 06) a variable *i* to zero and then performs the operations at blocks 508, 512, and 532-542 for each ata connector (e.g., DQ0-DQ15) to map in the connector map 400.

The HMC logic 112 sends (at block 508) at least one set command on the HMC command nd address connectors 306a to program at least one mask mode register 202 indicating to mask the nemory data connector *i*, where the other memory data connectors other than connector *i* are not nasked. In response to the at least one mode register set command for the mask, the memory logic 04 sets (at block 510) the at least one mask mode register bit 202 to indicate to mask the memory ata connector *i*. The mask may indicate to invert the pattern value for the data connector that is ndicated as masked, so that a different first value is produced for the masked data connector than ne value produced for the other data connectors.

For instance, if there are two pattern mode registers and two mask mode registers indicating ne memory data connector to mask, then the pattern mode registers, e.g., MR32 and MR40, for the DQ0-DQ15 may be set to 0 and one of the mask mode registers, e.g., MR15 and MR20, may be set to indicate which data connector to mask or invert to be outputted as a different value, e.g., 1, then ne pattern value, e.g., 0. So the mask indicates the data connector to mask or the data connector whose pattern value will be inverted, whereas the pattern value, e.g., 0, is outputted for the data connectors not masked. If there are multiple mask mode registers for the data connectors, where ach mask mode register may correspond to a different subset of the data connectors, then the mask node registers not including the data connector to mask are not masked. For instance, if DQ0 is to e masked, or inverted to output a different value, e.g., 1, than the pattern value, e.g., 0, then the 4R15 as the mask mode register for DQ0-DQ7 indicates to mask DQ0, where the MR20 register or DQ08-DQ15 indicates that no data connector DQ8-DQ15 is masked because DQ0 is to be nasked.

After sending the command to program the mask mode register to mask the memory data onnector *i*, control proceeds to block 512 in FIG. 5b where the HMC logic 112 sends a read

aining command to the memory chip 200 to output the data indicated in the pattern and mask node register bits 202 on the memory data connectors (DQ0-DQ15). Upon receiving the read aining command, the memory logic 204 sets (at block 516) a variable j to zero and if (at block 18) one of the mask mode register bits 202 indicates to mask the data memory connector j, e.g.,)Qi, then the memory logic 204 outputs (at block 520) the inverted pattern value of the value indicated in the pattern mode register for the data connector. In this way, the mask indicates a bit n which an inversion function is performed. If (at block 518) no mask mode register 202 indicates mask data connector j, then the memory logic 204 outputs (at block 422) the pattern value indicated in the pattern mode register 202 for memory data connector j. After (from block 520 or 22) determining the value to output for memory data connector j, if the memory data connector j is ot the last memory data connector to map, then j is incremented (at block 528) and control roceeds back to block 518to determine the next value to output for the next memory data onnector, e.g., the pattern value or the inverted pattern value. If (at block 526) memory data onnector j is the last one to map, then the memory logic 204 returns (at block 530) for the read ommand, all the outputted data on the corresponding data memory connectors, including a first enverted value (e.g., 1) for the masked memory data connector *j* (e.g., DQ0 for the first iteration) nd a different pattern value (e.g., 0) for the other memory data connectors (e.g., DQ1-DQ15 on the rst iteration).

FIG. 6 illustrates an embodiment of a pattern 600 outputted to map the first memory data onnector DQ0 602, where DQ1 has a masked first value, e.g., 1, different from the pattern value or all the other data connectors DQ2-DQ15.

Upon the memory controller 104 receiving (at block 532) the read data on all the HMC data onnectors 308a (DQ0-DQ15), the HMC logic 204 determines (at block 534) the HMC data onnector receiving the inverted first value, e.g., 1, where all the other HMC data connectors eceive the pattern value, e.g., 0. The connector map 400 for the memory 200 is updated (at block 36) to associate the memory data connector i for which mask was programmed in the mask mode egisters 202 with the determined HMC data memory connector receiving the inverted mask first alue. If (at block 538) the memory data connector i is the last memory data connector to map, .g., DQ15 or i = 15, then read training mode is ended (at block 540). Otherwise, if there are further ata memory connectors to map, e.g., DQ(i+1)-DQ15, then i is incremented (at block 542) and ontrol returns to block 508 in FIG. 5a to program the mask mode register bits 202 for the next nemory data connector to map.

With described embodiments, the pattern is programmed first in the memory mode register its 202 for the data memory connectors being mapped and the mask mode register corresponding

this way, when the HMC 108 reads in training mode the pattern indicated in the pattern mode egisters for the data memory connectors 308b, the value for the masked data connector is inverted rom the pattern to produce a first value, e.g., 1, that is different from the pattern value used for the ther data connector. This allows the HMC 108 to identify the memory data connector 308b which has masked to determine the HMC data connector 308a that received the masked or inverted bit, e., is connected to the masked memory data connector 308b on the memory channel 110, to allow eswizzling of the memory data connectors 308b. During read and write operations, the HMC 108 ses the connector map 400 to determine the memory data connector 308b that transmitted data.

In certain embodiments, the pattern is programmed once in the pattern mode registers, and or each data connector to map an iteration of the operations to set the mask to indicate the data onnector for which the inverted value will be outputted

With certain described embodiments, the multi-purpose mode registers are programmed to idicate the pattern and the masked data connector, where the pattern is set once and the mask is set or each memory data connector to map. In alternative embodiments, other types of registers in the nemory that may be used to set values used in read training may be used to set the pattern for the ata connectors once and the mask for the data connector being mapped in a particular iteration of ne operations through each of the memory data connectors 308b.

Once the data connectors are mapped, the HMC 108 may map the data mask connectors DMI pins) by turning on data bus inversion for reads and programming a certain pattern to the nemory that will result in inversion of the DMI pins, so that each of the DMI pins may be eparately inverted when mapping each of the pins. For instance, one pattern is all 1's written to ne memory 200 on DQ0-DQ7, and then a read will result in DMI0 pin being set to 1 and data everted on DQ0-DQ7 with all 0s.

Described embodiments provide techniques for deswizzling the pins on a memory chip at a nemory controller by programming the memory chip to transmit an instance of bit patterns on the nemory data connectors to map for each of the memory data connectors, wherein for each of the nemory data connectors, the pattern value is sent for all the data connectors accept for one masked ata connector to allow the mapping of that data connector. The memory controller 108 may then nap the HMC data connector receiving the first bit inverted value to the data connector that was rogrammed to transmit the inverted first value, different from the value transmitted for other of the nemory data connectors. This allows for deswizzling of the data connectors on the memory chip 00 so that the memory chip and memory controller may operate in systems having different pin ayout architectures.

The logic or code of the described embodiments may be stored or recorded in a "computer eadable storage medium", including at least one of electronic circuitry, storage materials, inorganic naterials, organic materials, biological materials, a casing, a housing, a coating, and hardware. A omputer readable storage medium may comprise, but is not limited to, a magnetic storage medium e.g., hard disk drives, floppy disks, tape, etc.), optical storage (CD-ROMs, DVDs, optical disks, tc.), volatile and non-volatile memory devices (e.g., EEPROMs, ROMs, PROMs, RAMs, DRAMs, RAMs, Flash Memory, firmware, programmable logic, etc.), Solid State Devices (SSD), etc. The ode implementing the described operations may further be implemented in hardware logic nplemented in a hardware device (e.g., an integrated circuit chip, Programmable Gate Array PGA), Application Specific Integrated Circuit (ASIC), etc.). Still further, the code implementing ne described operations may be implemented in "transmission signals", where transmission signals nay propagate through space or through a transmission media, such as an optical fiber, copper wire, tc. The transmission signals in which the code or logic is encoded may further comprise a wireless ignal, satellite transmission, radio waves, infrared signals, Bluetooth, etc. The program code mbedded on a computer readable storage medium may be transmitted as transmission signals from transmitting station or computer to a receiving station or computer. A computer readable storage nedium is not comprised solely of transmissions signals. Those skilled in the art will recognize that nany modifications may be made to this configuration without departing from the scope of the resent invention, and that the article of manufacture may comprise suitable information bearing nedium known in the art.

It should be appreciated that reference throughout this specification to "one embodiment" or an embodiment" means that a particular feature, structure or characteristic described in connection 7ith the embodiment is included in at least one embodiment of the present invention. Therefore, it 3 emphasized and should be appreciated that two or more references to "an embodiment" or "one mbodiment" or "an alternative embodiment" in various portions of this specification are not ecessarily all referring to the same embodiment. Furthermore, the particular features, structures or haracteristics may be combined as suitable in one or more embodiments of the invention.

Similarly, it should be appreciated that in the foregoing description of embodiments, various eatures are sometimes grouped together in a single embodiment, figure, or description thereof for ne purpose of streamlining the disclosure aiding in the understanding of one or more of the various aventive aspects. This method of disclosure, however, is not to be interpreted as reflecting an an attention that the claimed subject matter requires more features than are expressly recited in each laim. Rather, as the following claims reflect, inventive aspects lie in less than all features of a

ingle foregoing disclosed embodiment. Thus, the claims following the detailed description are ereby expressly incorporated into this detailed description.

EXAMPLES

The following examples pertain to further embodiments.

Example 1 is a device coupled to a memory via a memory channel, wherein the memory has semory connectors including memory data connectors to the memory channel, comprising: device onnectors to the memory channel including device data connectors that connect to the memory ata connectors on the memory; logic that when executed performs operation, comprising: rogramming the memory to transmit for each of the memory data connectors, a pattern on the semory data connectors that has a first value for a selected memory data connector of the memory ata connectors and a different value from the first value for the data connectors other than the elected memory data connector; for each of the memory data connectors, performing: issuing a ead command to read the pattern on the memory data connectors; mapping the device data onnector receiving the first value in the read pattern to the selected memory data connector ransmitting the first value.

In Example 2, the subject matter of Example 1 can optionally include that the programming ne memory to transmit for each of the memory data connectors the pattern comprises: rogramming the pattern in the memory once for the memory data connectors; and for each of the nemory data connectors performing an instance of the programming the memory to indicate the elected memory data connector on which the first value is transmitted.

In Example 3, the subject matter of Example 2 can optionally include that the performing for ach of the memory data connectors the instance of the programming the memory to indicate the elected memory data connector on which the first value is transmitted comprises programming a nask in the memory indicating the selected memory data connector on which the first value is ransmitted.

In Example 4, the subject matter of Example 3 can optionally include that the first value is ifferent from the value indicated in the pattern for the selected memory data connector.

In Example 5, the subject matter of Example 4 can optionally include that the mask causes ne memory to invert the value in the pattern for the selected memory data connector indicated in ne mask to produce the first value.

In Example 6, the subject matter of Example 3 can optionally include that the programming 1 the memory the pattern and the performing for each of the memory data connectors the

rogramming the memory to indicate the selected memory data connector comprises programming its in a mode register of the memory.

In Example 7, the subject matter of Example 3 can optionally include that the programming ne pattern comprises programming at least one pattern mode register bit to indicate the pattern and therein performing the instance of the programming of the memory for each of the memory data onnectors comprises programming at least one mask mode register bit to indicate the selected nemory data connector on which the first value is transmitted.

In Example 8, the subject matter of Example 7 can optionally include that the first value utputted for the selected memory data connector indicated in the at least one mask mode register it is different from a value provided for the selected memory data connector in the at least one attern mode register bit.

In Example 9, the subject matter of Example 8 can optionally include that the at least one attern mode register bit indicates a pattern of all zeroes for the memory data connectors, and /herein the first value comprises a one.

In Example 10, the subject matter of Example 8 can optionally include that the programming 10 at least one mask mode register bit causes the memory to output the first value for the selected 12 nemory data connector indicated in the at least one mask mode register bit and output the pattern 13 indicated in the at least one pattern mode register bit for the memory data connectors other than the 14 elected memory data connector, wherein the first value comprises an inversion of a value in the 14 attern indicated in the at least one mask mode register bit for the selected memory data connector.

In Example 11, the subject matter of Example 7 can optionally include that the rogramming the at least one pattern mode register bit comprises programming a plurality of pattern node register bits, wherein each pattern mode register bit provides pattern values for a subset of the nemory data connector pins and wherein the programming the at least one mask mode register bit omprises programming a plurality of mask mode register bits to indicate the selected memory data onnector on which the first value is produced.

Example 12 is a system including a memory controller; a memory module; a memory hannel to couple the memory controller and the memory module, comprising memory connectors n the memory module including memory data connectors and memory controller connectors on the nemory controller including memory controller data connectors that each connect to one of the nemory data connectors to transmit data. The memory controller includes logic that when executed erforms operation, comprising: programming the memory to transmit for each of the memory data onnectors, a pattern on the memory data connectors that has a first value for a selected memory ata connector of the memory data connectors and a different value from the first value for the data

onnectors other than the selected memory data connector; for each of the memory data connectors, erforming: issuing a read command to read the pattern on the memory data connectors; mapping ne device data connector receiving the first value in the read pattern to the selected memory data onnector transmitting the first value.

In Example 13, the subject matter of Example 12 can optionally include that the rogramming the memory to transmit for each of the memory data connectors the pattern omprises: programming the pattern in the memory once for the memory data connectors; and for ach of the memory data connectors performing an instance of the programming the memory to adicate the selected memory data connector on which the first value is transmitted.

In Example 14, the subject matter of Example 13 can optionally include that the performing or each of the memory data connectors the instance of the programming the memory to indicate the elected memory data connector on which the first value is transmitted comprises programming a nask in the memory indicating the selected memory data connector on which the first value is ransmitted.

In Example 15, the subject matter of Example 14 can optionally include that the first value 3 different from the value indicated in the pattern for the selected memory data connector.

In Example 16, the subject matter of Example 14 can optionally include that the rogramming the pattern comprises programming at least one pattern mode register bit to indicate the pattern and wherein performing the instance of the programming of the memory for each of the the temory data connectors comprises programming at least one mask mode register bit to indicate the elected memory data connector on which the first value is transmitted.

In Example 17, the subject matter of Example 16 can optionally include that the first value utputted for the selected memory data connector indicated in the at least one mask mode register it is different from a value provided for the selected memory data connector in the at least one attern mode register bit.

In Example 18, the subject matter of Example 17 can optionally include that the rogramming the at least one mask mode register bit causes the memory to output the first value for 18 selected memory data connector indicated in the at least one mask mode register bit and output 19 pattern indicated in the at least one pattern mode register bit for the memory data connectors there than the selected memory data connector, wherein the first value comprises an inversion of a 18 alue in the pattern indicated in the at least one mask mode register bit for the selected memory data connector.

Example 9 is a method comprising programming a memory to transmit for each of a lurality of the memory data connectors, a pattern on the memory data connectors that has a first

alue for a selected memory data connector of the memory data connectors and a different value rom the first value for the memory data connectors other than the selected memory data connector; or each of the memory data connectors, performing: issuing a read command to read the pattern on ne memory data connectors; mapping a device data connector receiving the first value in the read attern to the selected memory data connector transmitting the first value.

In Example 20, the subject matter of Example 19 can optionally include that the rogramming the memory to transmit for each of the memory data connectors the pattern omprises: programming the pattern in the memory once for the memory data connectors; and for ach of the memory data connectors performing an instance of the programming the memory to adicate the selected memory data connector on which the first value is transmitted.

In Example 21, the subject matter of Example 20 can optionally include that the performing or each of the memory data connectors the instance of the programming the memory to indicate the elected memory data connector on which the first value is transmitted comprises programming a nask in the memory indicating the selected memory data connector on which the first value is ransmitted.

In Example 22, the subject matter of Example 21 can optionally include that the first value is ifferent from the value indicated in the pattern for the selected memory data connector.

In Example 23, the subject matter of Example 21 can optionally include that the rogramming the pattern comprises programming at least one pattern mode register bit to indicate the pattern and wherein performing the instance of the programming of the memory for each of the temory data connectors comprises programming at least one mask mode register bit to indicate the elected memory data connector on which the first value is transmitted.

In Example 24, the subject matter of Example 23 can optionally include that the first value utputted for the selected memory data connector indicated in the at least one mask mode register it is different from a value provided for the selected memory data connector in the at least one attern mode register bit.

In Example 25, the subject matter of Example 24 can optionally include that the rogramming the at least one mask mode register bit causes the memory to output the first value for the selected memory data connector indicated in the at least one mask mode register bit and output the pattern indicated in the at least one pattern mode register bit for the memory data connectors ther than the selected memory data connector, wherein the first value comprises an inversion of a alue in the pattern indicated in the at least one mask mode register bit for the selected memory data connector.

Example 26 is an apparatus comprising a means for programming a memory to transmit for ach of a plurality of the memory data connectors, a pattern on the memory data connectors that has first value for a selected memory data connector of the memory data connectors and a different alue from the first value for the memory data connectors other than the selected memory data onnector; means for issuing a read command to read the pattern on the memory data connectors for ach of the memory data connectors; and means for mapping a device data connector receiving the rst value in the read pattern to the selected memory data connector transmitting the first value for ach of the memory data connectors.

In Example 27, the subject matter of Example 25 can optionally include that the means for rogramming the memory to transmit for each of the memory data connectors the pattern omprises: means for programming the pattern in the memory once for the memory data onnectors; and means for programming the memory to indicate the selected memory data onnector on which the first value is transmitted for each of the memory data connectors.

In Example 28, the subject matter of Example 24 can optionally include that the means for erforming for each of the memory data connectors the instance of the programming the memory to idicate the selected memory data connector on which the first value is transmitted comprises ieans for programming a mask in the memory indicating the selected memory data connector on which the first value is transmitted.

Example 29 is a device coupled to a memory via a memory channel, wherein the memory as memory connectors including memory data connectors to the memory channel, comprising: evice connectors to the memory channel including device data connectors that connect to the nemory data connectors on the memory; means for programming the memory to transmit for each of the memory data connectors, a pattern on the memory data connectors that has a first value for a elected memory data connector of the memory data connectors and a different value from the first alue for the data connectors other than the selected memory data connector; means for issuing a ead command to read the pattern on the memory data connectors for each of the memory data onnectors; and means for mapping the device data connector receiving the first value in the read attern to the selected memory data connector transmitting the first value for each of the memory ata connectors.

In Example 30, the subject matter of Example 29 can optionally include that the means for rogramming the memory to transmit for each of the memory data connectors the pattern omprises: means for programming the pattern in the memory once for the memory data onnectors; and means for programming the memory to indicate the selected memory data onnector on which the first value is transmitted for each of the memory data connectors.

In Example 31, the subject matter of Example 30 can optionally include that the means rogramming the memory to indicate the selected memory data connector on which the first value is ansmitted comprises: means for programming a mask in the memory indicating the selected nemory data connector on which the first value is transmitted for each of the memory data onnectors.

In Example 32, the subject matter of Example 31 can optionally include that the first value is ifferent from the value indicated in the pattern for the selected memory data connector.

In Example 33, the subject matter of Example 32 can optionally include that the mask auses the memory to invert the value in the pattern for the selected memory data connector adicated in the mask to produce the first value.

In Example 34, the subject matter of Example 31 can optionally include that the means for rogramming in the memory the pattern and the performing for each of the memory data connectors to programming the memory to indicate the selected memory data connector comprises means for rogramming bits in a mode register of the memory.

In Example 35, the subject matter of Example 31 can optionally include that the means for rogramming the pattern comprises means for programming at least one pattern mode register bit to idicate the pattern and wherein the means for programming the mask for each of the memory data onnectors comprises means for programming at least one mask mode register bit to indicate the elected memory data connector on which the first value is transmitted.

In Example 36, the subject matter of Example 35 can optionally include that the first value utputted for the selected memory data connector indicated in the at least one mask mode register it is different from a value provided for the selected memory data connector in the at least one attern mode register bit.

In Example 37, the subject matter of Example 36 can optionally include that the at least one attern mode register bit indicates a pattern of all zeroes for the memory data connectors, and /herein the first value comprises a one.

In Example 38, the subject matter of Example 36 can optionally include that the means for rogramming the at least one mask mode register bit causes the memory to output the first value for reselected memory data connector indicated in the at least one mask mode register bit and output repattern indicated in the at least one pattern mode register bit for the memory data connectors there than the selected memory data connector, wherein the first value comprises an inversion of a alue in the pattern indicated in the at least one mask mode register bit for the selected memory data onnector.

In Example 39, the subject matter of Example 35 can optionally include that the means for rogramming the at least one pattern mode register bit comprises means for programming a lurality of pattern mode register bits, wherein each pattern mode register bit provides pattern alues for a subset of the memory data connector pins and wherein the means for programming the t least one mask mode register bit comprises means for programming a plurality of mask mode egister bits to indicate the selected memory data connector on which the first value is produced.

Example 40 is a system comprising the memory and the device in any of the preceding examples 29-39.

VHAT IS CLAIMED

1. A device comprising:

device connectors to a memory channel including device data connectors that connect to memory data connectors on memory via the memory channel;

logic that when executed performs operation, comprising:

programming the memory to transmit for each of the memory data connectors, a pattern on the memory data connectors that has a first value for a selected memory data connector of the memory data connectors and a different value from the first value for the data connectors other than the selected memory data connector;

for each of the memory data connectors, performing:

issuing a read command to read the pattern on the memory data connectors;

mapping the device data connector receiving the first value in the read pattern to the selected memory data connector transmitting the first value.

2. The device of claim 1, wherein the programming the memory to transmit for each of the memory data connectors the pattern comprises:

programming the pattern in the memory once for the memory data connectors; and for each of the memory data connectors performing an instance of the programming the memory to indicate the selected memory data connector on which the first value is transmitted.

- 3. The device of claim 2, wherein the performing for each of the memory data connectors the instance of the programming the memory to indicate the selected memory data connector on which the first value is transmitted comprises programming a mask in the memory indicating the selected memory data connector on which the first value is transmitted.
- 4. The device of claim 3, wherein the first value is different from the value indicated in the pattern for the selected memory data connector.

5. The device of claim 4, wherein the mask causes the memory to invert the value in the pattern for the selected memory data connector indicated in the mask to produce the first value.

- 6. The device of claim 3, wherein the programming in the memory the pattern and the performing for each of the memory data connectors the programming the memory to indicate the selected memory data connector comprises programming bits in a mode register of the memory.
- 7. The device of claim 3, wherein the programming the pattern comprises programming at least one pattern mode register bit to indicate the pattern and wherein performing the instance of the programming of the memory for each of the memory data connectors comprises programming at least one mask mode register bit to indicate the selected memory data connector on which the first value is transmitted.
- 8. The device of claim 7, wherein the first value outputted for the selected memory data connector indicated in the at least one mask mode register bit is different from a value provided for the selected memory data connector in the at least one pattern mode register bit.
- 9. The device of claim 8, wherein the at least one pattern mode register bit indicates a pattern of all zeroes for the memory data connectors, and wherein the first value comprises a one.
- 10. The device of claim 8, wherein the programming the at least one mask mode register bit causes the memory to output the first value for the selected memory data connector indicated in the at least one mask mode register bit and output the pattern indicated in the at least one pattern mode register bit for the memory data connectors other than the selected memory data connector, wherein the first value comprises an inversion of a value in the pattern indicated in the at least one mask mode register bit for the selected memory data connector.

11. The device of claim 7, wherein the programming the at least one pattern mode register bit comprises programming a plurality of pattern mode register bits, wherein each pattern mode register bit provides pattern values for a subset of the memory data connector pins and wherein the programming the at least one mask mode register bit comprises programming a plurality of mask mode register bits to indicate the selected memory data connector on which the first value is produced.

12. A system, including:

- a memory controller;
- a memory module;

a memory channel to couple the memory controller and the memory module, comprising memory connectors on the memory module including memory data connectors and memory controller connectors on the memory controller including memory controller data connectors that each connect to one of the memory data connectors to transmit data;

wherein the memory controller includes logic that when executed performs operation, comprising:

programming the memory to transmit for each of the memory data connectors, a pattern on the memory data connectors that has a first value for a selected memory data connector of the memory data connectors and a different value from the first value for the data connectors other than the selected memory data connector:

for each of the memory data connectors, performing:

issuing a read command to read the pattern on the memory data connectors;

mapping the device data connector receiving the first value in the read pattern to the selected memory data connector transmitting the first value.

13. The system of claim 12, wherein the programming the memory to transmit for each of the memory data connectors the pattern comprises:

programming the pattern in the memory once for the memory data connectors; and

for each of the memory data connectors performing an instance of the programming the memory to indicate the selected memory data connector on which the first value is transmitted.

- 14. The system of claim 13, wherein the performing for each of the memory data connectors the instance of the programming the memory to indicate the selected memory data connector on which the first value is transmitted comprises programming a mask in the memory indicating the selected memory data connector on which the first value is transmitted.
- 15. The system of claim 14, wherein the first value is different from the value indicated in the pattern for the selected memory data connector.
- 16. The system of claim 14, wherein the programming the pattern comprises programming at least one pattern mode register bit to indicate the pattern and wherein performing the instance of the programming of the memory for each of the memory data connectors comprises programming at least one mask mode register bit to indicate the selected memory data connector on which the first value is transmitted.

17. A method, comprising:

programming a memory to transmit for each of a plurality of the memory data connectors, a pattern on the memory data connectors that has a first value for a selected memory data connector of the memory data connectors and a different value from the first value for the memory data connectors other than the selected memory data connector;

for each of the memory data connectors, performing:

issuing a read command to read the pattern on the memory data connectors; mapping a device data connector receiving the first value in the read pattern to the selected memory data connector transmitting the first value.

18. The method of claim 19, wherein the programming the memory to transmit for each of the memory data connectors the pattern comprises:

programming the pattern in the memory once for the memory data connectors; and

for each of the memory data connectors performing an instance of the programming the memory to indicate the selected memory data connector on which the first value is transmitted.

- 19. The method of claim 18, wherein the performing for each of the memory data connectors the instance of the programming the memory to indicate the selected memory data connector on which the first value is transmitted comprises programming a mask in the memory indicating the selected memory data connector on which the first value is transmitted.
- 20. The method of claim 18, wherein the programming the pattern comprises programming at least one pattern mode register bit to indicate the pattern and wherein performing the instance of the programming of the memory for each of the memory data connectors comprises programming at least one mask mode register bit to indicate the selected memory data connector on which the first value is transmitted.
- 21. The method of claim 23, wherein the first value outputted for the selected memory data connector indicated in the at least one mask mode register bit is different from a value provided for the selected memory data connector in the at least one pattern mode register bit.
- 22. The method of claim 21, wherein the programming the at least one mask mode register bit causes the memory to output the first value for the selected memory data connector indicated in the at least one mask mode register bit and output the pattern indicated in the at least one pattern mode register bit for the memory data connectors other than the selected memory data connector, wherein the first value comprises an inversion of a value in the pattern indicated in the at least one mask mode register bit for the selected memory data connector.

23. An apparatus, comprising:

means for programming a memory to transmit for each of a plurality of the memory data connectors, a pattern on the memory data connectors that has a first value for a selected memory data connector of the memory data connectors and a different value from

the first value for the memory data connectors other than the selected memory data connector;

means for issuing a read command to read the pattern on the memory data connectors for each of the memory data connectors;

means for mapping a device data connector receiving the first value in the read pattern to the selected memory data connector transmitting the first value for each of the memory data connectors.

24. The apparatus of claim 23, wherein the means for programming the memory to transmit for each of the memory data connectors the pattern comprises:

means for programming the pattern in the memory once for the memory data connectors; and

means for programming the memory to indicate the selected memory data connector on which the first value is transmitted for each of the memory data connectors.

25. The apparatus of claim 24, wherein the means for performing for each of the memory data connectors the instance of the programming the memory to indicate the selected memory data connector on which the first value is transmitted comprises means for programming a mask in the memory indicating the selected memory data connector on which the first value is transmitted.




FIG. 1

200

Memory Chip

202

Mode Register Bits

Memory
Logic

Memory Storage
Cells

FIG. 2




FIG. 4

3/5




FIG. 5A




FIG. 5B

5/5

															600		
		I															
	I/O Pin Bit Sequence																
602		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	DQ0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	DQ1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DQ2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DQ3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DQ4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DQ5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DQ6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DQ7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DQ8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DMI0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DQ8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DQ9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DQ10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DQ11	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DQ12	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DQ13	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DQ14	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DQ15	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DMI1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
																	- <u></u>

FIG. 6

International application No. **PCT/US2013/062474**

A. CLASSIFICATION OF SUBJECT MATTER

G06F 13/00(2006.01)i, G06F 12/00(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) G06F 13/00; G06F 11/07; G11C 5/00; G06F 12/00; G06F 12/08; G06F 11/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) eKOMPASS(KIPO internal) & Keywords: memory channel, pattern, mapping, value, connector.

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2009-0019323 A1 (A. KENT PORTERFIELD) 15 January 2009 See paragraphs [0014]-[0021], [0049]-[0056]; claim 1; and figures 1-4.	1-25
A	US 2003-0182519 A1 (ROBERT J. RIESENMAN et al.) 25 September 2003 See paragraphs [0053]-[0062]; and claims 1-7; and figure 3.	1-25
A	US 2009-0119443 A1 (ROBERT B. TREMAINE) 07 May 2009 See paragraphs [0013]-[0015], [0058]-[0072]; and figures 11a-11c.	1-25
A	US 2004-0260991 A1 (PETE D. VOGT et al.) 23 December 2004 See paragraphs [0069]-[0078]; claim 1; and figures 3-7.	1-25
A	US 2004-0165446 A1 (ROBERT J. RIESENMAN et al.) 26 August 2004 See paragraphs [0019]-[0020], [0059]-[0066]; claims 1-6; and figures 7-11.	1-25

1		Further documents are listed in the continuation of Box C.
---	--	--

 \boxtimes

See patent family annex.

- * Special categories of cited documents:
- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier application or patent but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

23 June 2014 (23.06.2014)

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "&" document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report

25 June 2014 (25.06.2014)

Name and mailing address of the ISA/KR



International Application Division Korean Intellectual Property Office 189 Cheongsa-ro, Seo-gu, Daejeon Metropolitan City, 302-701, Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

KIM, Seong Woo

Telephone No. +82-42-481-3348



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2013/062474

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
UC 0000 0010000 41	15/01/0000	CN 101000150 A	21/02/2012
US 2009-0019323 A1	15/01/2009	CN 101689156 A	31/03/2010
		CN 101689156 B EP 2179363 A1	20/03/2013
		EP 2179363 A4	28/04/2010 29/01/2014
		KR 10-1125979 B1	20/03/2012
		KR 10-2010-0030678 A	18/03/2010
		TW 200912948 A	16/03/2009
		TW I390543 B	21/03/2013
		TW 1390543 I	21/03/2013
		US 2010-0058124 A1	04/03/2010
		US 2011-0156792 A1	30/06/2011
		US 2012-203945 A1	09/08/2012
		US 7624310 B2	24/11/2009
		US 7895479 B2	22/02/2011
		US 8171353 B2	01/05/2012
		US 8375259 B2	12/02/2013
		WO 2009-009339 A1	15/01/2009
US 2003-0182519 A1	25/09/2003	AT 442626 T	15/09/2009
		AU 2003-218166 A1	13/10/2003
		AU 2003-218166 A8	13/10/2003
		CN 1653435 A	10/08/2005
		CN 1653435 B	26/05/2010
		DE 60329172 D1	22/10/2009
		EP 1488322 A2	22/12/2004
		EP 1488322 B1	09/09/2009
		HK 1068971 A1	20/05/2010
		JP 2006-507555 A	02/03/2006
		KR 10-0647160 B1 KR 10-2004-0106302 A	23/11/2006 17/12/2004
		TW 260496 B	21/08/2006
		TW 1260496 B	21/08/2006
		US 6957307 B2	18/10/2005
		WO 03-083664 A2	09/10/2003
		WO 03-083664 A3	04/12/2003
US 2009-0119443 A1	07/05/2009	US 2008-0046666 A1	21/02/2008
	1., 55, 2500	US 2008-0270741 A1	30/10/2008
		US 7490217 B2	10/02/2009
		US 7539842 B2	26/05/2009
		US 7636833 B2	22/12/2009
		WO 2008-022162 A2	21/02/2008
		WO 2008-022162 A3	27/11/2008
US 2004-0260991 A1	23/12/2004	AT 412941 T	15/11/2008
		CN 1799039 A	05/07/2006
		CN 1799039 CO	03/12/2008
		DE 602004017454 D1	11/12/2008
		EP 1629393 A2	01/03/2006

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2013/062474

			1 C 1/ US2013/0024/4				
Patent document cited in search report	Publication date	Patent family member(s)	Publication date				
		EP 1629393 B1 HK 1080190 A1 JP 2006-526847 A JP 4210301 B2 KR 10-0896982 B1 KR 10-2006-0029221 A US 7200787 B2 WO 2004-109712 A2 WO 2004-109712 A3	29/10/2008 26/06/2009 24/11/2006 14/01/2009 14/05/2009 05/04/2006 03/04/2007 16/12/2004 13/01/2005				
US 2004-0165446 A1	26/08/2004	AT 507528 T AU 2003-214186 A1 AU 2003-214186 A8 CN 100380351 C0 CN 1653434 A CN 1653434 C0 DE 60336894 D1 EP 1488321 B1 JP 2005-521176 A JP 4034738 B2 KR 10-0692343 B1 KR 10-2004-0093180 A TW 1297435 B US 2003-0179605 A1 US 6801459 B2 US 6925013 B2 US 6925013 B2 US 6952367 B2 WO 03-083665 A2 WO 03-083665 A3	13/01/2005 15/05/2011 13/10/2003 13/10/2003 09/04/2008 10/08/2005 09/04/2008 09/06/2011 22/12/2004 27/04/2011 14/07/2005 16/01/2008 09/03/2007 04/11/2004 01/06/2008 25/09/2003 13/05/2004 05/10/2004 02/08/2005 04/10/2005 09/10/2003 18/12/2003				