



(12) UK Patent (19) GB (11) 2 126 782 B

(54) Title of invention

Semiconductor integrated circuit devices and
method of manufacturing the same

(51) INT CL⁴; H01L 27/06 21/76

(21) Application No
8321642

(22) Date of filing
11 Aug 1983

(30) Priority data

(31) 57/139932

(32) 13 Aug 1982

(33) Japan (JP)

(43) Application published
28 Mar 1984

(45) Patent published
25 Jun 1986

(73) Proprietors
Hitachi Ltd
(Japan)
6 Kanda Surugadai 4-chome
Chiyoda-ku
Tokyo
Japan

(72) Inventors
Hideki Yasuoka
Yasunobu Tanizaki
Akira Muramatsu
Norio Anzai

(74) Agent and/or
Address for Service
Mewburn, Ellis & Company,
2/3 Cursitor Street,
London EC4A 1BQ

(52) Domestic classification
(Edition H)
H1K 11B3 11B4 11C1A 11D 1AA9
1CA 1DA 4C11 4C14 9B1 9B1A
9C2 9D1 9E 9N3 9R2 GAK

(56) Documents cited
GB 136476
EP A2 0110313
EP A2 0097379
EP 0052450

(58) Field of search
H1K
Selected US specs from IPC sub
class H01L

LONDON THE PATENT OFFICE

GB 2 126 782 B

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 10




FIG. 11




FIG. 12





FIG. 13



SEMICONDUCTOR INTEGRATED CIRCUIT DEVICES AND METHOD
OF MANUFACTURING THE SAME

The present invention relates to semiconductor integrated circuit devices.

In an IC wherein a bipolar element executing an analog operation and complementary MOS elements executing digital operations are formed on the same semiconductor substrate, so the analog and digital devices coexist (hereinbelow, termed a "Bi-CMOS-IC"), a structure employing Al (aluminum) for the gate of the MOS element has heretofore been well known as disclosed in, for example, the official gazette of Japanese Laid-open Patent Application No. 56-152258. When manufacturing the Bi-CMOS-IC of the Al gate structure, it is common practice to adopt a method in which an n^- -type Si layer epitaxially grown on a p^- -type Si (silicon) substrate is isolated into several island regions of Si by p-n junctions formed by p-type diffusion, whereupon the bipolar element and the CMOS elements are formed in the respective island regions of the n^- -type Si layer. However, the Al gate has a width of about 8 μm and cannot be made less, and the area of the isolation region (isolation portion) cannot be reduced with the p-n junction isolation. Therefore, the prior art has had a problem in producing a high density of integration.

According to the above Japanese patent application which discloses

a process for manufacturing a Bi-CMOS IC of the Al gate structure, an isolation region, the base (p-type) region of a bipolar element and a p-type well for forming an n-channel MOS element are simultaneously formed by diffusion. Further, according to that application, p⁺-type diffusions for the contact portion of the base, the source and drain of a p-channel MOS element and the surface part of the isolation region are used in common, while n⁺-type diffusions for the emitter of the bipolar element and the source and drain of the n-channel MOS element are used in common. With such process, bipolar characteristics are inferior because the impurity concentration of the base is as low as that of the p-type well. There are, for example, the problems that the f_T (current-gain-bandwidth frequency) is low (40 MHz), that the output impedance is low and that a high injection effect is liable to occur. Moreover, a high density of integration cannot be much expected because of the Al gate structure.

A Bi-MOS IC of Si gate structure which can achieve a higher density of integration than the Al gate structure has been known from the official gazette of Japanese Laid-open Patent Application No. 55-157257, and Bi-CMOS ICs of Si gate structure have been known from the official gazettes of Japanese Laid-open Patent Applications Nos. 56-7462 and 56-15068. Since the Bi-MOS IC or the Bi-CMOS IC disclosed in these applications have an inter-element isolation structure which employs the LOCOS (Local Oxidation of Silicon) technique, it can achieve a still higher density of integration. However, in the case of the ICs

disclosed in the official gazettes of Nos. 55-157257 and 56-15068, substrate potentials are restricted, and parasitic thyristors are prone to develop. On the other hand, in the case of the IC disclosed in the official
5 gazette of No. 56-7462, circuit design is restricted
• because a substrate is used as the collector region of a bipolar element.

According to the present invention there is provided
A method of manufacturing a semiconductor integrated
10 circuit device comprising the step of preparing a semiconductor substrate of a first conductivity type, the step of selectively forming a plurality of buried regions of a second conductivity type in said semiconductor substrate, the step of epitaxially growing a semiconductor layer of a
15 second conductivity type on the surface of said semiconductor substrate, the step of introducing a first conductivity type impurity for forming an isolation layer into said semiconductor layer in order to obtain first and second island portions of the second conductivity type
20 including said buried regions, the step of introducing a first conductivity type impurity for forming a well region of the first conductivity type into said first island portion of said semiconductor layer, the step of selectively forming a thick oxide film on the surface of said
25 isolation layer by local oxidation, the step of introducing a first conductivity type impurity for forming a base region of a transistor into said second island portion of

said semiconductor layer, and after the step of selectively forming gate insulator films on the surfaces of said well region and said first island portion, the step of forming gate electrodes of MOSFETs on said gate insulator films, respectively, the step of introducing a first conductivity type impurity for forming a source region and a drain region of a MOSFET of a channel of the second conductivity type into said first island portion, using said gate electrode formed on said first island portion as a mask, and the step of introducing said second conductivity type impurity for forming an emitter region of said transistor into said base region and simultaneously introducing said second conductivity type impurity for forming a source region and a drain region of a MOSFET of a channel of the second conductivity type into said well region, using gate electrode formed on said well region as a mask.

Preferably, the first conductivity type is p-type and the second conductivity type is n-type.

An embodiment of the present invention will now be described in detail, by way of example, with reference to the accompanying drawings in which:

Figures 1 to 12 are sectional views of an IC at various steps of manufacture showing a Bi-CMOS-IC process according to the present invention.

Figure 13 is a sectional view showing an embodiment of a Bi-CMOS-IC according to the present invention.

Figures 1 to 12 show the states of a Bi-CMOS-IC at principal steps, in typical sections.

- (1) As shown in Figure 1, after selectively depositing Sb (antimony) or the like on one major surface of a p^- -type high-resistivity Si substrate (substrate in the form of a wafer) 1, and n^- -type Si layer 2 ($8\mu - 12\mu$ thick) having a low impurity concentration and a uniform impurity profile in its depthwise direction is formed on the substrate by epitaxial growth, and simultaneously, n^+ -type buried regions 3 having a predetermined thickness are formed between the p^- substrate and the n^- layer. In the figure, an area I is an area in which a bipolar element is formed, and an area II is an area in which CMOS elements are formed.
- (2) An oxide film 4 is formed on the surface of the n^- layer 2 by oxidizing the surface, and windows are formed in it. All but one of the windows shown are covered with a mask (not shown), and a p-type diffused layer (isolation layer) 5 is formed by the 2-step impurity introduction of depositing and diffusing B (boron) impurity for isolation. Likewise, in the area I, an n^+ -type diffused layer 6 is formed in another window for the collector contact of the n-p-n transistor by the 2-step impurity introduction of

depositing and diffusing P (phosphorus) impurity. The p-type diffused layer 5 and n^+ diffused layer 6 are diffused to a thickness of approximately half of that of the n^- layer 2. Further, in the area II, B (boron) ions are implanted into one window in order to form a p-type well (refer to Figure 2).

(3) By performing drive-in diffusion, the p^- -type well 7 is formed as shown in Figure 3. At the same time, the p-type diffused layer 5 connects to the p^- substrate 1 to isolate the area I and the area II. Also the n^+ -type diffused layer 6 of the collector contact reaches the n^+ buried region 3.

(4) The oxide film on the whole surface is removed. Thereafter, as shown in Figure 4, a thin oxide film 9 is formed anew, over which Si_3N_4 (silicon nitride) 8 is deposited, whereupon an oxidation impermeable mask for local oxidation is formed by mask processing. Subsequently, though not shown in the figure, parts of the area II are implanted with ions of an n-type impurity and a p-type impurity for channel stoppers after applying a photoresist on parts and by utilizing the oxidation impermeable mask.

(5) By performing low-temperature oxidation, the parts of the Si surface not formed with the oxidation impermeable mask are locally formed with thick field oxide films 10 as shown in Figure 5. During the oxidation treatment, the p-type and n-type channel stoppers (indicated by dotted lines) are formed under the field oxide films.

(6) The Si_3N_4 8 and the underlying thin oxide film 9 are removed to expose the Si surface. The exposed Si surface is lightly oxidized to form a thin oxide film, whereupon an oxide film 11 is deposited by the low-temperature oxidation of Si. As shown in Figure 6, a window is formed in a base part, and B (boron) impurity is deposited thereon (or ions are implanted therein) to form a shallow p-type diffused layer 12.

(7) In order to form gate insulator films, the surface of the area II is etched, and gate oxidation is carried out, thereby to form the gate oxide films 13 of the MOS elements as shown in Figure 7.

(8) Polycrystalline silicon (poly-Si) is deposited on the whole surface, and the unnecessary part thereof is removed by photoetching, whereby poly-Si gates 14 are formed in parts of the area II as shown in Figure 8.

(9) An oxide film 15 is deposited by CVD. As shown in Figure 9, a window is formed in a part which will become the p-channel MOS element, and using the poly-Si gate 14 as a mask, B (boron) impurity is deposited and then diffused to form a p^+ source and drain 16 in self-alignment fashion.

(10) A new CVD-oxide film 17 is formed. As shown in Figure 10, windows are formed on parts which will form the source and drain of the n-channel MOS element and on a part which will form the emitter of the bipolar n-p-n element, and As (arsenic) ions are implanted into these parts and then diffused by drive-in diffusion, thereby to form the n^+ -type

source and drain 18 and the n^+ -type emitter 19. At this time, in order to simultaneously attain a favorable ohmic contact, the collector contact region 6 is also implanted with the As ions, that is, it has additional impurity atoms introduced therein.

(11) An insulator film 20 of PSG (phosphosilicate glass) or the like is deposited on the whole surface. Thereafter, as shown in Figure 11, contact holes are formed by photoetching, to expose the contact parts of the various regions.

(12) Al (aluminum) is evaporated (or sputtered) on the whole surface, and is photoetched. Thereafter, the resultant structure is annealed with H_2 kept flowing, whereby Al electrodes 21 held in ohmic contact with the respective regions are formed as shown in Figure 12. Some of the Al electrodes extend on the PSG film, and serve as Al wiring leads to electrically connect the desired ones of the various regions.

Figure 13 is a sectional view typically illustrating the completed Bi-CMOS-IC. In the figure, numerals 22 and 23 designate the channel stoppers.

The embodiment described above is advantageous for the following reasons:

(1) By employing the epitaxial Si layer of low impurity concentration as the element forming portion, the V_{th} (threshold voltage) of the p-channel MOS element can be determined. In conformity with the epitaxial concentration, the dose of the ion implantation for the p-type well of low

impurity concentration can be determined, and the V_{th} of the n-channel MOS element formed in the p-type well can be determined. Another merit is that the BV_{CBO} (collector-base breakdown voltage) is easily controlled in the bipolar element.

(2) Owing to the use of the epitaxial Si layer and the provision of the n^+ buried region under the MOS elements, latchup is prevented, that is, the formation of a parasitic thyristor is prevented.

(3) The thick oxide film and the diffused junction are jointly used for isolating the area of the bipolar element and that of the MOS elements. This measure reduces the lateral spread of diffusion in comparison with isolation based on only a diffused junction as in the case of conventional CMOS-ICs, and it enables a higher density of integration and is effective to prevent latchup.

(4) Within the bipolar element, the thick oxide film partly buried in the epitaxial Si layer exists between the collector contact region and the base region. As apparent from Figure 6, this thick oxide film is a diffusion mask for forming the base region and suppresses the base diffusion in the lateral direction. Besides, as apparent from Figure 10, it suppresses the collector contact diffusion in the lateral direction during the additional ion implantation (or diffusion) into the collector contact region. Accordingly, even when the mask registration allowance between the base region

and the collector contact region of high impurity concentration is set to be sufficient, the two regions do not come into contact. Therefore, the area occupied by one bipolar element decreases, while the BV_{CBO} (collector-base breakdown voltage) thereof does not lower.

(5) Owing to the use of the poly-Si gate for each C-MOS element, the source and drain can be diffused in self-alignment fashion. Therefore, the mask registration error need not be considered, and the gate length can be made as small as about 5 μm . The use of the poly-Si gates enables a higher density of integration, conjointly with the use of the thick oxide film for the isolation between the p-channel element and the n-channel element. With the present embodiment employing Si gates, it has been possible to reduce the chip area by 25 % as compared with that in the case of using Al gates.

(6) Owing to the fact that the source and drain of the n-channel MOS element are formed by a diffusion step common to the diffusion of the emitter of the n-p-n element, the gate length of the n-channel MOS element can be made small. With the Bi-CMOS-IC manufacturing process disclosed in the official gazette of Japanese Laid-open Patent Application No. 56-152258 referred to before, when the emitter diffusion is deep, the gate length of the n-channel MOS element must be made great. In contrast, in the present embodiment, the emitter diffusion is performed as shallow as possible

to the end of avoiding this drawback. Accordingly, the condition of the base diffusion becomes very important for bringing the h_{FE} (grounded-emitter d-c current gain) of the bipolar transistor into the range 100 - 400. As understood from the above embodiment, the base region is formed by a step separate from that for forming the p-type well and after the formation of the thick local oxidation films which takes a long time. Accordingly, the emitter region can be formed shallower than the base region and the p-type well. Therefore, even bipolar transistors having the aforementioned h_{FE} can be formed readily without affecting the MOS element.

(7) Since the base diffusion of the bipolar element is carried out before the gate oxidation, it does not affect the gate oxide films. Therefore, the thickness of the gate oxide film or the V_{th} of the CMOS element can be readily controlled.

(8) The ion implantation is performed using the Si_3N_4 for forming the thick oxide film, as a mask, and the dose of the implantation is properly stipulated, whereby the V_{th} of a parasitic MOS transistor on the p-type well or a parasitic MOS transistor on the n^- -type epitaxial layer can be raised.

(9) Owing to the fact that the drive-in diffusions

of the p-type well and the junction isolation p-type layer are simultaneously performed, the number of steps can be reduced. The p-type well has its impurity concentration restricted because the V_{th} of the n-channel MOS element is determined by the surface concentration. In addition, the depth of the well needs to be at least $5 \mu m$. Meanwhile, the depth of the junction isolation p-type diffusion must be, at least, equal to the thickness of the epitaxial layer. Therefore, the junction isolation p-type diffusion is performed down to the proper depth in advance as seen from Figure 2, whereby the simultaneous drive-in diffusions are permitted.

(10) If one wishes to form in the same semiconductor substrate a circuit which requires a Zener diode having a Zener voltage of 5 - 6 V, the Zener diode may be formed by utilizing the p-n junction between a p-type semiconductor region formed simultaneously with the source and drain of the p-channel MOS element and an n^+ -type semiconductor region formed simultaneously with the emitter of the bipolar element, and the aforementioned Zener voltage is readily attained by raising the impurity concentration of the source and drain of the p-channel element.

(11) Since the p-type well is formed prior to the thick oxide film (field oxide film), the thick oxide film can

be formed also in the p-type well. Accordingly, a plurality of n-channel MOS elements can be formed within the single p-type well. Moreover, the limits of the service supply voltage can be extended. That is, owing to the presence of the thick oxide film, a parasitic MOS transistor becomes less liable to appear.

(12) Prior to the formation of the base region, the deep collector contact region is formed within the epitaxial Si layer so as to touch the buried region, so that the influence thereof on the base region can be prevented. Particularly in the embodiment, the collector contact is formed prior to the formation of the p-type well, whereby the influence thereof on the p-type well is also prevented. The collector contact region is held in contact with the buried region in order to lower the collector resistance.

(13) In view of the above, a minute CMOS-IC for logic operations and a bipolar IC for linear operations can be assembled on the same chip (substrate). Moreover, a product of high performance can be provided without spoiling the characteristics of the respective ICs.

Besides the foregoing embodiments, the present invention covers the following modifications:

(1) A high-melting metal such as Mo (molybdenum), other than Si, may be used for the gate electrode. Preferable

for the gate electrode is a semiconductor or high-melting metal which can withstand diffusion temperatures.

(2) The p-well may be used as junction isolation means for elements.

(3) The base diffusion of the bipolar element may be performed in common with the source and drain diffusion of the p-channel MOS element.

(4) The emitter diffusion of the bipolar element and the source and drain diffusion of the n-channel MOS element may be performed by separate steps.

(5) The n^+ buried regions under some MOS elements may be omitted.

The present invention is effective when utilized in a linear IC having a logic memory of which low power dissipation is required, a linear IC including power MOSFETs, or an IC having a high driving capability in a gate array or MOS logic.

Lastly, the term "Si gate electrode" in the present invention shall cover, not only an electrode made of Si alone, but also an electrode made of Si in which another metal material is contained, or a stacked electrode structure consisting of layers of Si and another metal material. Moreover, the gate insulator film of the MOS element is not restricted to an oxide film, and silicon nitride (Si_3N_4) may also be used.

CLAIMS:

1. A method of manufacturing a semiconductor integrated circuit device comprising the step of preparing a semiconductor substrate of a first conductivity type, the step
5 of selectively forming a plurality of buried regions of a second conductivity type in said semiconductor substrate, the step of epitaxially growing a semiconductor layer of a second conductivity type on the surface of said semiconductor substrate, the step of introducing a first
10 conductivity type impurity for forming an isolation layer into said semiconductor layer in order to obtain first and second island portions of the second conductivity type including said buried regions, the step of introducing a first conductivity type impurity for forming a well region
15 of the first conductivity type into said first island portion of said semiconductor layer, the step of selectively forming a thick oxide film on the surface of said isolation layer by local oxidation, the step of introducing a first conductivity type impurity for forming a base
20 region of a transistor into said second island portion of said semiconductor layer, and after the step of selectively forming gate insulator films on the surfaces of said well region and said first island portion, the step of forming gate electrodes of MOSFETs on said gate insulator films,
25 respectively, the step of introducing a first conductivity type impurity for forming a source region and a drain region of a MOSFET of a channel of the second conductivity

type into said first island portion, using said gate electrode formed on said first island portion as a mask, and the step of introducing said second conductivity type impurity for forming an emitter region of said transistor into said base region and simultaneously introducing said second conductivity type impurity for forming a source region and a drain region of a MOSFET of a channel of the second conductivity type into said well region, using gate electrode formed on said well region as a mask.

2. A method of manufacturing a semiconductor integrated circuit device according to claim 1, wherein said first conductivity type is the p-type, and said second conductivity type is the n-type.

3. A method of manufacturing a semiconductor integrated circuit device according to claim 1 or claim 2, wherein the well forming step is performed prior to the formation of said oxide film.

4. A method of manufacturing a semiconductor integrated circuit device according to any one of claims 1 to 3, wherein said first semiconductor region is formed after the formation of said oxide film.

5. A method of manufacturing a semiconductor integrated circuit device, substantially as described herein with reference to the accompanying drawings.

Publication No.

2126782 A dated 28 March 1984

Patent Granted:

25 JUN 1986
WITH EFFECT FROM
SECTION 26(1)

Application No.

8321642 filed on 11 August 1983

Priority claimed:

13 August 1982 in Japan doc: 57/139932

Title

Semiconductor integrated circuit devices and method of manufacturing the same

Applicant

Mitsubishi Ltd (Japan), 6 Kanda Surugadai 4-chome, Chiyoda-ku, Tokyo, Japan.

Inventors

Hideki Yasuoka, 4-11-4 Midori-cho, Takasaki-shi, Gunma, Japan.

Yasunobu Tanizaki, 391-8 Nishiyokote-cho, Takasaki-shi, Gunma, Japan.

Akira Muramatsu, 1421 Kaminakai-machi, Takasaki-shi, Gunma, Japan.

Norio Anzai, 898-17 Kitano, Tokorozawa-shi, Saitama, Japan.

Classified to:

H1K

Examination requested

4 SEP 1984

Address for Service:

Mewburn Ellis & Company, 2/3 Cursitor Street, London EC4A 1BQ.

Page 1

Last page