(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 6 October 2005 (06.10,2005)

PCT

(10) International Publication Number $WO\ 2005/093847\ A1$

(51) International Patent Classification⁷: H01L 29/786

(21) International Application Number:

PCT/US2005/006312

- (22) International Filing Date: 25 February 2005 (25.02.2005)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

10/799,318


12 March 2004 (12.03.2004) US

- (71) Applicant (for all designated States except US): HEWLETT-PACKARD DEVELOPMENT COM-PANY, L.P. [US/US]; Hewlett-Packard Company, Intellectual Property Administration, 20555 S.H. 249, Houston, Texas 77070 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): HOFFMAN, Randy [US/US]; 1000 NE Circle Blvd., Corallis, Oregon 97330 (US). MARDILOVICH, Peter [US/US]; 1000 NE Circle Blvd., Corvallis, Oregon 97330 (US). HERMAN, Gregory S. [US/US]; 1000 NE Circle Blvd., Corvallis, Oregon 97330 (US).

- (74) Agents: COULMAN, Donald J. et al.; Hewlett-Packard Company, Intellectual Property Administration, P.O. Box 272400, Mail Stop 35, Fort Collins, Colorado 80527-2400 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: SEMICONDUCTOR DEVICE HAVING CHANNEL COMPRISING A MIXTURE OF BINARY OXIDES



WO 2005/093847 A1

(57) Abstract: A semiconductor device can include a channel including a first binary oxide and a second binary oxide, wherein the second binary oxide is selected from CdO, SrO, CaO or MgO.



Declarations under Rule 4.17:

- as to the identity of the inventor (Rule 4.17(i)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)
- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS,
- JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for all designations

Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

WO 2005/093847 PCT/US2005/006312

SEMICONDUCTOR DEVICE HAVING CHANNEL COMPRISING A MIXTURE OF BINARY OXIDES

Introduction

Semiconductor devices are used in a variety of electronic devices. For example, thin-film transistor technology can be used in liquid crystal display (LCD) screens. Some types of thin-film transistors have relatively slow switching speeds because of low carrier mobility. In some applications, such as LCD screens, use of thin-film transistors with relatively slow switching speeds can make it difficult to accurately render motion.

Brief Description of the Drawings

Figures 1A-1F illustrate various embodiments of a semiconductor device, such as a thin-film transistor.

20

25

Figure 2 illustrates a cross-sectional schematic of an embodiment of a thin-film transistor.

Figure 3 illustrates a method embodiment for manufacturing an embodiment of a thin-film transistor.

Figure 4 illustrates an embodiment of an active matrix display area.

Detailed Description

The exemplary embodiments of the present disclosure include semiconductor devices, such as transistors, that contain multicomponent oxide semiconductors.

Additionally, exemplary embodiments of the disclosure account for the properties possessed by semiconductor devices, such as transistors, that contain multicomponent

oxide semiconductors, e.g. optical transparency, chemical stability, mechanical properties, and electrical performance. Exemplary embodiments include semiconductor devices having a channel that includes at least one of MgO and CdO. Exemplary embodiments include thin-film transistors having multicomponent oxide semiconductors that contain at least a first binary oxide and a second binary oxide selected from one of a first group, a second group, and a third group of binary metal oxides having an atomic composition first metal(A):second metal (B) ratio (A:B) where A and B are each different and each in a range of about 0.05 to about 0.95 to form an isovalent semiconductor. In some of the exemplary embodiments, the isovalent semiconductor can include an amorphous form, a single-phase crystalline form, or a mixed-phase crystalline form.

5

10

15

20

Unless otherwise indicated, all numbers expressing quantities of ingredients, reaction conditions, and so forth used in the specification and claims are to be understood as being modified in all instances by the term "about." Accordingly, unless indicated to the contrary, the numerical parameters set forth in the following specification and attached claims are approximations that may vary depending upon the desired properties sought to be obtained by the present disclosure. At the very least, and not as an attempt to limit the application of the doctrine of equivalents to the scope of the claims, each numerical parameter should at least be construed in light of the number of reported significant digits and by applying ordinary rounding techniques.

It should be understood that the various semiconductor devices may be
employed in connection with the various embodiments of the present disclosure, i.e.,
field effect transistors including thin-film transistors, active matrix displays, logic
inverters, and amplifiers. Figures 1A-1F illustrate exemplary thin-film transistor
embodiments. The thin-film transistors can be of any type, including but not limited
to, horizontal, vertical, coplanar electrode, staggered electrode, top-gate, bottom-gate,
single-gate, and double-gate, to name a few.

As used herein, a coplanar electrode configuration is intended to mean a transistor structure where the source and drain electrodes are positioned on the same side of the channel as the gate electrode. A staggered electrode configuration is intended to mean a transistor structure where the source and drain electrodes are positioned on the opposite side of the channel as the gate electrode.

5

10

15

20

25

30

Figures 1A and 1B illustrate embodiments of bottom-gate transistors, Figures 1C and 1D illustrate embodiments of top-gate transistors, and Figures 1E and 1F illustrate embodiments of double-gate transistors. In each of Figures 1A-1D, the transistors include a substrate 102, a gate electrode 104, a gate dielectric 106, a channel 108, a source electrode 110, and a drain electrode 112. In each of Figures 1A-1D, the gate dielectric 106 is positioned between the gate electrode 104 and the source and drain electrodes 110, 112 such that the gate dielectric 106 physically separates the gate electrode 104 from the source and the drain electrodes 110, 112. Additionally, in each of the Figures 1A-1D, the source and the drain electrodes 110, 112 are separately positioned thereby forming a region between the source and drain electrodes 110, 112 for interposing the channel 108. Thus, in each of Figures 1A-1D, the gate dielectric 106 is positioned adjacent the channel 108, and physically separates the source and drain electrodes 110,112 from the gate electrode 104. Additionally, in each of the Figures 1A-1D, the channel 108 is positioned adjacent the gate dielectric 106 and contacts the source and drain electrodes 110,112.

In various embodiments, such as in the double-gate embodiments shown in Figures 1E and 1F, two gate electrodes 104-1, 104-2 and two gate dielectrics 106-1, 106-2 are illustrated. In such embodiments, the positioning of the gate dielectrics 106-1, 106-2 relative to the channel 108 and the source and drain electrodes 110, 112, and the positioning of the gate electrodes 104-1, 104-2 relative to the gate dielectrics 106-1, 106-2 follow the same positioning convention described above where one gate dielectric and one gate electrode are illustrated. That is, the gate dielectrics 106-1, 106-2 are positioned between the gate electrodes 104-1, 104-2 and the source and drain electrodes 110, 112 such that the gate dielectrics 106-1, 106-2 physically

WO 2005/093847 PCT/US2005/006312

separate the gate electrodes 104-1, 104-2 from the source and the drain electrodes 110, 112.

In each of Figures 1A-1F, the channel 108 interposed between the source and the drain electrodes 110, 112 provide a controllable electric pathway between the source and drain electrodes 110, 112 such that when a voltage is applied to the gate electrode 104, an electrical charge can move between the source and drain electrodes 110, 112 via the channel 108. The voltage applied at the gate electrode 104 can vary the ability of the channel 108 to conduct the electrical charge and thus, the electrical properties of the channel 108 can be controlled, at least in part, through the application of a voltage at the gate electrode 104.

A more detailed description of an embodiment of a thin-film transistor is illustrated in Figure 2. Figure 2 illustrates a cross-sectional view of an exemplary bottom gate thin-film transistor 200. It will be appreciated that the different portions of the thin-film transistor described in Figure 2, the materials in which they constitute, and the methods in which they are formed can be equally applicable to any of the transistor embodiments described herein, including those described in connection with Figures 1A-1F.

20

5

10

15

Moreover, in the various embodiments, the thin-film transistor 200 can be included in a number of devices including an active matrix display screen device, a logic inverter, and an amplifier. The thin-film transistor 200 can also be included in an infrared device, where transparent components are also used.

25

30

As shown in Figure 2, the thin-film transistor 200 can include a substrate 202, a gate electrode 204 positioned adjacent the substrate 202, a gate dielectric 206 positioned adjacent the gate electrode 204, and a channel 208 contacting the gate dielectric 206, a source electrode 210, and a drain electrode 212. In the various embodiments, the channel 208 can be positioned between and electrically couple the source electrode 210 and the drain electrode 212.

10

25

30

In the embodiment shown in Figure 2, the substrate 202 includes glass. However, substrate 202 can include any suitable substrate material or composition for implementing the various embodiments.

The substrate 202 illustrated in Figure 2 can include a blanket coating of ITO, i.e., indium-tin oxide to form the gate electrode 204. However, any number of materials can be used for the gate electrode 204. Such materials can include transparent materials such as an n-type doped In₂O₃, SnO₂, or ZnO, and the like. Other suitable materials include metals such as In, Sn, Ga, Zn, Al, Ti, Ag, Cu, and the like. In the embodiment illustrated in Figure 2, the thickness of the gate electrode 204 is approximately 200 nm. The thickness of a gate electrode can vary depending on the materials used, device type, and other factors.

The gate dielectric 206 shown in Figure 2 is also blanket coated. Although the
gate electrode 204 and gate dielectric 206 are shown as blanket coated, unpatterned
layers in Figure 2, they can be patterned. In the various embodiments, the gate
dielectric 206 can include various materials having insulating properties representative
of gate dielectrics. Such materials can include tantalum pentoxide (Ta₂O₅), Strontium
Titanate (ST), Barium Strontium Titanate (BST), Lead Zirconium Titanate (PZT),
Strontium Bismuth Tantalate (SBT) and Bismuth Zirconium Titanate (BZT), silicon
dioxide (SiO₂), silicon nitride (Si₃N₄), magnesium oxide (MgO), aluminum oxide
(Al₂O₃), hafnium(IV)oxide (HfO₂), zirconium(IV)oxide (ZrO₂), various organic
dielectric materials, and the like.

In the various embodiments, the source electrode 210 and the drain electrode 212 are separately positioned adjacent the gate dielectric 206. In the embodiment shown in Figure 2, the source and drain electrodes 210, 212 can be formed from the same materials as those discussed in regards to the gate electrode 204. In Figure 2, the source and drain electrodes 210, 212 have a thickness of approximately 200 nm. However, the thickness can vary depending on composition of material used, application in which the material will be used, and other factors. The choice of source and drain electrode material can vary depending on the application, device, system,

WO 2005/093847 PCT/US2005/006312

6

etc., in which they will be used. Overall device performance is likely to vary depending on the source and drain materials. For example, in devices where a substantially transparent thin-film transistor is desired, the materials for the source, drain, and gate electrodes can be chosen for that effect.

5

10

15

20

25

30

In the various embodiments, the channel 208 can be formed from a multicomponent oxide semiconductor that includes at least a first binary oxide and a second binary oxide selected from one of a first group, a second group, and a third group, each discussed herein, to form an isovalent semiconductor. In the various embodiments, the first and second binary oxides include an atomic composition of a first metal(A):second metal(B) in a ratio (A:B), where A and B are each different and each in a range of about 0.05 to about 0.95.

In the various embodiments, these materials can include various morphologies depending on composition, processing conditions, and other factors. The various morphological states can include amorphous states, and polycrystalline forms. A polycrystalline form can include a single-phase crystalline form or a mixed-phase crystalline form. Additionally, in the various embodiments, the source, drain, and gate electrodes can include a substantially transparent material. By using substantially transparent materials for the source, drain, and gate electrodes, areas of the thin-film transistor can be transparent to the portion of the electromagnetic spectrum that is visible to the human eye. In the transistor arts, a person of ordinary skill will appreciate that devices such as active matrix liquid crystal displays having display elements (pixels) coupled to thin-film transistors (TFT's) having substantially transparent materials for selecting or addressing the pixel to be on or off will benefit display performance by allowing more light to be transmitted through the display.

Referring back to Figure 2, the channel 208 is formed as an isovalent semiconductor with a channel thickness of about 50 nm, however, in various embodiments the thickness of the channel can vary depending on a variety of factors including whether the channel material is amorphous or polycrystalline, and the device in which the channel is to be incorporated.

WO 2005/093847 PCT/US2005/006312

In this embodiment, the channel 208 is positioned adjacent the gate dielectric 206 and between the source and drain electrodes 210, 212, so as to contact and electrically couple the electrodes 210 and 212. An applied voltage at the gate electrode 204 can facilitate electron accumulation in the channel 208. In addition, the applied voltage can enhance electron injection from the source electrode 210 to the channel 208 and electron extraction therefrom by the drain electrode 212. In the embodiments of the present disclosure, the channel 208 can allow for on/off operation by controlling current flowing between the drain electrode 212 and the source electrode 210 using a voltage applied to the gate electrode 204.

As used herein, the "isovalent semiconductor" can include a film formed from multicomponent oxide semiconductors that have at least a first binary oxide and a second binary oxide. In addition, "isovalent semiconductor" as used herein includes that a substantial amount (e.g., 99 percent or greater) of the cations in the isovalent semiconductor share a like oxidation state. As will be appreciated, the oxidation state of the cations in the isovalent semiconductor may not all be of the same value. As such, there may be a detectable fraction of cations present in the isovalent semiconductor that have one or more variants of oxidation states.

20

25

5

10

15

In one embodiment, the first binary oxide and the second binary oxide are selected from one of a first group of CdO, SrO, CaO, and MgO isovalent compounds, a second group of In₂O₃ and Ga₂O₃ isovalent compounds, and a third group of SnO₂, GeO₂, PbO₂, and TiO₂ isovalent compounds. In addition, the first binary oxide and the second binary oxide could be selected from one of the first group that includes ZnO (i.e., the first group includes ZnO, CdO, SrO, CaO, and MgO isovalent compounds). In an additional embodiment, the when the first binary oxide is selected as one of either SrO and CaO, the second binary oxide can be selected from CdO, ZnO and MgO isovalent compounds to form the isovalent semiconductor.

30

In further embodiments, the first binary oxide and the second binary oxide can include an atomic composition of a first metal(A):second metal(B) in a ratio (A:B),

10

15

20

25

30

where A and B are each different and each in a range of about 0.05 to about 0.95. In an additional embodiment, A and B are each in a range of about 0.10 to about 0.90. These atomic compositions do not take into consideration the optional presence of oxygen and other elements. They are merely a representation of the relative ratio of the first and second metals.

The isovalent semiconductor, as described herein, shows very satisfactory electrical performance (depending on component material selection, processing conditions, etc.), specifically in the area of channel mobility. The isovalent semiconductor can exhibit surprising increased channel mobility. As appreciated by one skilled in the art, mobility is a characteristic that can help in determining thin-film transistor performance, as maximum operating frequency, speed, and drive current increase in direct proportion to channel mobility. In addition, the isovalent semiconductor can be transparent in both the visible and infrared spectrums, allowing for an entire thin-film transistor to be optically transparent throughout the visible region of the electromagnetic spectrum.

The use of the isovalent semiconductor illustrated in the embodiments of the present disclosure is beneficial for a wide variety of thin-film applications in integrated circuit structures. For example, such applications include transistors, as discussed herein, such as thin-film transistors, horizontal, vertical, coplanar electrode, staggered electrode, top-gate, bottom-gate, single-gate, and double-gate, to name only a few. In the various embodiments, transistors (e.g., thin-film-transistors) of the present disclosure can be provided as switches or amplifiers, where applied voltages to the gate electrodes of the transistors can affect a flow of electrons through the isovalent semiconductor of the channel. As one of ordinary skill will appreciate, transistors can operate in a variety of ways. For example, when a transistor is used as a switch, the transistor can operate in the saturation region, and where a transistor is used as an amplifier, the transistor can operate in the linear region. In addition, the use of transistors incorporating channels of an isovalent semiconductor in integrated circuits and structures incorporating integrated circuits such as visual display panels (e.g., active matrix LCD displays) such as that shown and described in connection with

10

15

20

25

30

Figure 4 below. In display applications and other applications, it will often be desirable to fabricate one or more of the remaining portions of the thin-film transistor, e.g., source, drain, and gate electrodes, to be at least partially transparent.

In Figure 2, the source electrode 210 and the drain electrode 212 include an ITO having a thickness of about 200 nm. In the various embodiments however, the thickness can vary depending on a variety of factors including type of materials, applications, and other factors. In various embodiments, the electrodes 210, 212, may include a transparent conductor, such as an n-type doped wide-bandgap semiconductor. Examples include, but are not limited to, n-type doped In₂O₃, SnO₂, indium-tin oxide (ITO), or ZnO, and the like. The electrodes 110, 112 may also include a metal such as In, Sn, Ga, Zn, Al, Ti, Ag, Cu, Au, Pt, W, or Ni, and the like. In the various embodiments of the present disclosure, all of the electrodes 104, 110, and 112 may include transparent materials such that the various embodiments of the transistors may be made substantially transparent.

The various portions of the transistor structures described herein can be formed using a variety of techniques. For example, the gate dielectric 206 may be deposited by a low-pressure CVD process using Ta(OC₂H₅)₅ and O₂ at about 430°C., and may be subsequently annealed in order to reduce leakage current characteristics. Thin-film deposition techniques such as evaporation (e.g., thermal, e-beam), physical vapor deposition (PVD) (e.g., dc reactive sputtering, rf magnetron sputtering, ion beam sputtering), chemical vapor deposition (CVD), atomic layer deposition (ALD), pulsed laser deposition (PLD), molecular beam epitaxy (MBE), and the like may be employed. Additionally, alternate methods may also be employed for depositing the various portions of the transistor of the embodiments of the present disclosure. Such alternate methods can include anodization (electrochemical oxidation) of a metal film, as well as deposition from a liquid precursor such as spin coating and ink-jet printing including thermal ink-jet and piezoelectric drop-on-demand printing. Film patterning may employ photolithography combined with etching or lift-off processes, or may use alternate techniques such as shadow masking. Doping of one or more of the layers

WO 2005/093847 PCT/US2005/006312

(e.g., the channel illustrated in Figure 2) may also be accomplished by the introduction of oxygen vacancies and/or substitution of aliovalent elements.

10

Embodiments of the present disclosure also include methods of forming metal containing films on a surface of a substrate or substrate assembly, such as a silicon wafer, with or without layers or structures formed thereon, used in forming integrated circuits, and in particular thin-film transistors as described herein. It is to be understood that methods of the present disclosure are not limited to deposition on silicon wafers; rather, other types of wafers (e.g., gallium arsenide, glass, etc.) can be used as well.

5

10

15

20

25

30

Furthermore, other substrates can also be used in methods of the present disclosure. These include, for example, fibers, wires, etc. In general, the films can be formed directly on the lowest surface of the substrate, or they can be formed on any of a variety of the layers (i.e., surfaces) as in a patterned wafer, for example.

In one embodiment, a method for fabricating a semiconductor structure is illustrated in Figure 3. In the various embodiments of the disclosure, a substrate or substrate assembly can be provided in forming the semiconductor structure. As used herein, the term "substrate" refers to the base substrate material layer, e.g., the lowest layer of glass material in a glass wafer. The term "substrate assembly" refers to the substrate having one or more layers or structures formed thereon. Examples of substrate types include, but are not limited to, glass, plastic, and metal, and include such physical forms as sheets, films, and coatings, among others, and may be opaque or substantially transparent.

In block 310, a drain electrode and a source electrode can both be provided. For example, both the drain electrode and the source electrode can be provided on the substrate of substrate assembly.

In block 320, a channel contacting the drain electrode and the source electrode, and including an isovalent semiconductor, can be deposited. For example, the channel

10

15

20

can be deposited between the drain electrode and a source electrode so as to electrically couple the two electrodes. In the various embodiments, depositing the channel contacting the drain electrode and the source electrode can include providing a precursor composition including one or more precursor compounds from one of the first group that includes zinc (Zn), cadmium (Cd), and magnesium (Mg), the second group that includes indium (In) and gallium (Ga), and the third group that includes tin (Sn), germanium (Ge), lead (Pb), and titanium (Ti). Various combinations of the precursor compounds described herein can be used in the precursor composition. Thus, as used herein, a "precursor composition" refers to a solid or liquid that includes one or more precursor compounds of the formulas described herein optionally mixed with one or more compounds of formulas other than those described herein. For example, zinc precursor compounds and cadmium precursor compounds of the first group can be provided in one precursor composition or in separate compositions. Alternatively, one precursor compound could be envisioned to provide both metals. As used herein, "liquid" refers to a solution or a neat liquid (a liquid at room temperature or a solid at room temperature that melts at an elevated temperature). As used herein, a "solution" does not call for complete solubility of the solid; rather, the solution may have some undissolved material, more desirably, however, there is a sufficient amount of the material that can be carried by the organic solvent into the vapor phase for chemical vapor deposition processing. The precursor compounds as used herein can also include one or more organic solvents suitable for use in a chemical vapor deposition system, as well as other additives, such as free ligands, that assist in the vaporization of the desired compounds.

A wide variety of Zn, Cd, Mg, In, Ga, Sn, Ge, Pb, and Ti precursor compounds suitable for thin-film deposition techniques can be used with the embodiments of the present disclosure. Examples of the precursor compounds include, but are not limited to, the metals and oxides of the metals, including ZnO, ZnO₂, CdO, SrO, SrO₂, CaO, CaO₂, MgO, MgO₂, InO, In₂O₃, GaO, Ga₂O, Ga₂O₃, SnO, SnO₂, GeO, GeO₂, PbO, PbO₂, Pb₂O₃, Pb₃O₄, TiO, TiO₂, Ti₂O₃ and Ti₃O₅ isovalent compounds. Although specific compounds are illustrated herein, a wide variety of precursor compounds can be used as long as they can be used in a deposition process. In the various

embodiments of the present disclosure, the Zn, Cd, Mg, In, Ga, Sn, Ge, Pb, and Ti precursor compounds can include neutral compounds and may be liquids or solids at room temperature. If they are solids, they are sufficiently soluble in an organic solvent to allow for vaporization, they can be vaporized or sublimed, or ablated (e.g., by laser ablation or sputtering) from the solid state, or they have melting temperatures below their decomposition temperatures. Thus, many of the precursor compounds described herein are suitable for use in vapor deposition techniques, such as chemical vapor deposition (CVD) techniques, (e.g., flash vaporization techniques, bubbler techniques, and/or microdroplet techniques).

10

15

5

The precursor compounds described herein can be used in precursor compositions for ink-jet deposition, sputtering, and vapor deposition techniques (e.g., chemical vapor deposition (CVD) or atomic layer deposition (ALD)). Alternatively, certain compounds described herein can be used in other deposition techniques, such as spin-on coating, and the like. Typically, those compounds containing organic R groups with a low number of carbon atoms (e.g., 1-4 carbon atoms per R group) are suitable for use with vapor deposition techniques. Those compounds containing organic R groups with a higher number of carbon atoms (e.g., 5-12 carbon atoms per R group) are generally suitable for spin-on or dip coating.

20

25

30

As used herein, the term "organic R groups" means a hydrocarbon group (with optional elements other than carbon and hydrogen, such as oxygen, nitrogen, sulfur, and silicon) that is classified as an aliphatic group, cyclic group, or combination of aliphatic and cyclic groups (e.g., alkaryl and aralkyl groups). In the context of the present disclosure, the organic groups are those that do not interfere with the formation of a metal-containing film. They may be of a type and size that do not interfere with the formation of a metal-containing film using chemical vapor deposition techniques. The term "aliphatic group" means a saturated or unsaturated linear or branched hydrocarbon group. This term is used to encompass alkyl, alkenyl, and alkynyl groups, for example. The term "alkyl group" means a saturated linear or branched hydrocarbon group including, for example, methyl, ethyl, isopropyl, t-butyl, heptyl, dodecyl, octadecyl, amyl, 2-ethylhexyl, and the like. The term "alkenyl group" means

10

15

20

an unsaturated, linear or branched hydrocarbon group with one or more carbon-carbon double bonds, such as a vinyl group. The term "alkynyl group" means an unsaturated, linear or branched hydrocarbon group with one or more carbon-carbon triple bonds. The term "cyclic group" means a closed ring hydrocarbon group that is classified as an alicyclic group, aromatic group, or heterocyclic group. The term "alicyclic group" means a cyclic hydrocarbon group having properties resembling those of aliphatic groups. The term "aromatic group" or "aryl group" means a mono- or polynuclear aromatic hydrocarbon group. The term "heterocyclic group" means a closed ring hydrocarbon in which one or more of the atoms in the ring is an element other than carbon (e.g., nitrogen, oxygen, sulfur, etc.).

Still referring to Figure 3, the channel of the isovalent semiconductor from the precursor composition can be deposited on a surface of the substrate or substrate assembly. For example, the channel of the isovalent semiconductor from the precursor composition can be deposited from the precursor composition to contact the drain electrode and the source electrode of a thin-film transistor, thereby electrically coupling the drain and source electrodes. In various embodiments, the channel can employ a physical vapor deposition technique such as sputter coating, which can include vaporizing the precursor composition and directing it toward the substrate or substrate assembly. Other methods for depositing the channel can include one or more physical vapor deposition techniques such as de reactive sputtering, rf sputtering, magnetron sputtering, ion beam sputtering, or combinations thereof.

In the various embodiments, the isovalent semiconductor included in the

channel can have a uniform composition throughout its thickness, although this is not a
requisite. For example, a precursor compound for the first binary oxide could be
deposited first and then a combination of precursor compounds for the first and second
binary oxides could be deposited with increasing amounts of the precursor compound
for the second binary oxide deposited as the film is formed. As will be appreciated,
the thickness of the isovalent semiconductor will be dependent upon the application
for which it is used. For example, the thickness can have a range of about 1 nanometer

to about 1,000 nanometers. In an alternative embodiment, the thickness can have a range of about 10 nanometers to about 200 nanometers.

In the embodiments of the present disclosure, the precursor compounds can include one or more precursor compounds for the first binary metal semiconductors and one or more precursor compounds for the second binary metal semiconductors. The precursor compounds for the binary metal semiconductors are typically mononuclear (i.e., monomers in that they contain one metal per molecule), although weakly bound dimers (i.e., dimers containing two monomers weakly bonded together through hydrogen or dative bonds) are also possible. In additional embodiments of the present disclosure, the precursor compounds for the binary metal semiconductors can include organometalic compounds suitable for vapor deposition. Example of such organometalic compounds include, but are not limited to, zinc acethylacetonate $[Zn(C_5H_7O_2)_2]$ and indium acethylacetonate $[In(C_5H_7O_2)_3]$.

15

20

25

30

5

10

As discussed herein, an example of the precursor compounds for the first binary metal semiconductor of the isovalent semiconductor for use in a sputtering process in the embodiments of the present disclosure can include those to form CdO, which is an n-type semiconductor with excellent electron transport properties. One of the remaining two binary metal semiconductor of the first group of isovalent compounds, MgO, exhibits a significantly larger bandgap relative to CdO. As such, MgO is typically considered a dielectric, and taken on its own merit would not be considered as a likely candidate for a transistor channel. The isovalence of MgO with the CdO, however, introduces the possibility of tuning of various material properties (i.e., bandgap, chemical reactivity, etc) between those of the individual binary oxides, thus allowing adaptation of a relevant property for a given application.

In addition, binary metal oxides selected in groups of two or more from within one of the three groups listed herein allow for an isovalent semiconductor having a spectrum of metal to metal ratios (e.g., an atomic composition of a first metal(A):second metal (B) having a ratio (A:B), where A and B are each different and each in a range of about 0.05 to about 0.95). In this embodiment, this metal to metal

ratio of the binary oxides in the isovalent semiconductor excludes any "pure" metal oxide semiconductors. As used herein, a "pure" material is understood to include some degree of "doping" with impurities; thus the compositional range for the first and second binary metal semiconductors as illustrated in the embodiment of the present disclosure should be such that the quantity of the minor component is large enough so as not to be considered a "dopant" within a film defined by the major component.

5

10

15

20

25

30

In addition, since isovalent compounds are not necessarily isostructural, a solid solution may not, in many cases, be achievable across the entire phase space between the two (or more) binary metal oxides. However, even in the case where a multiphase mixture (e.g., $ZnO + Zn_xCd_{1-x}O$ [solid solution] + CdO) is attained, performance of the isovalent semiconductor as the channel (i.e., mobility) is likely to be intermediate between those of the constituent binary metal oxides (although, for a multi-phase film, the effective bandgap is likely to be established by the lowest of the bandgaps of the existing phases, rather than taking some intermediate value as might be expected for a solid solution).

When the channel is deposited in a thin-film by sputtering by use of the above-mentioned target (e.g., substrate or substrate assembly), there can be obtained a single-phase crystalline form for the channel. Alternatively, embodiments of the isovalent semiconductor can exhibit a mixed-phase crystalline form resulting from sputtering by use of the above-mentioned target. For example, the mixed-phase crystalline form can include, but is not limited to, two or more phases that can include, for example, the first metal oxide semiconductor, the second metal oxide semiconductor, and a third binary oxide from the first group of ZnO, CdO, SrO, CaO, and MgO isovalent compounds. Alternatively, the mixed-phase crystalline form can include, but is not limited to, two or more phases that can include, for example, the first metal oxide semiconductor, the second metal oxide semiconductor, the third binary oxide, and a fourth binary oxide from either of the first group ZnO, CdO, SrO, CaO, and MgO isovalent compounds or the third group SnO₂, GeO₂, PbO₂, and TiO₂ isovalent compounds. For these examples, the atomic composition of a first metal:second metal:third metal in a ratio of A:B:C, where A, B, and C are each different and each in

a range of about 0.025 to about 0.95. In addition, the atomic composition of a first metal:second metal:third metal:fourth metal in a ratio of A:B:C:D, where A, B, C, and D are each different and each in a range of about 0.025 to about 0.95. Alternatively, the A, B, C, and D can each be in a range of about 0.017 to about 0.95 and in a range of about 0.10 to about 0.80.

5

10

15

20

In additional embodiments, the isovalent semiconductor can have a substantially amorphous form. For example, the isovalent semiconductor can include a ratio of the atomic composition of the first metal (A) of the first binary oxide to the second metal (B) of the second binary oxide, where A and B are each different and each in a range of about 0.95. In an additional embodiment, A and B are each different and each in a range of about 0.10 to about 0.90.

In one specific example, CdO and MgO from the first group isovalent compounds can include a wider range of the atomic composition ratio of the first metal (A) to the second metal (B) than those discussed herein. For example, since CdO and MgO are both isostructural, in addition to being isovalent, a solid solution might be expected to be stable over a large portion of the intermediate phase space. As a result, the values for A and B of the first metal (A) to the second metal (B) ratio (A:B) can each be in a range of 0.0 to 1.00. In other words, the compositional range of CdO and MgO can include either pure CdO or MgO, in addition to ratios of the two compounds that fall there between.

Sputtering or chemical vapor deposition processes can be carried out in an
atmosphere of inert gas and/or a reaction gas to form a relatively pure multicomponent
oxide semiconductor for the isovalent semiconductor containing at least the first binary
oxide and the second binary oxide. The inert gas is typically selected from the group
including nitrogen, helium, argon, and mixtures thereof. In the context of the present
disclosure, the inert gas is one that is generally unreactive with the precursor
compounds described herein and does not interfere with the formation of an isovalent
semiconductor.

10

15

20

25

30

The reaction gas can be selected from a wide variety of gases reactive with the compound described herein, at least at a surface under the conditions of deposition. Examples of reaction gases include hydrogen and oxidizing gases such as O₂. Various combinations of carrier gases and/or reaction gases can be used in the embodiments of the present disclosure to form the isovalent semiconductor.

For example, in a sputtering process for the isovalent semiconductor, the process may be performed by using a mixture of argon and oxygen as the sputtering gas at a particular flow rate, with the application of an RF power for achieving the desired deposition in a sputter deposition chamber. However, it should be readily apparent that any manner of forming the isovalent semiconductor is contemplated in accordance with the present disclosure and is in no manner limited to any particular process, e.g., sputtering, for formation thereof.

In block 330, both a gate electrode and a gate dielectric positioned between the gate electrode and the channel can be provided in forming an embodiment of the thin-film transistor of the present disclosure.

The embodiments described herein may be used for fabricating chips, integrated circuits, monolithic devices, semiconductor devices, and microelectronic devices, such as display devices. For example, Figure 4 illustrates an embodiment of a display device such as an active-matrix liquid-crystal display (AMLCD) 480. In Figure 4, the AMLCD 480 can include pixel devices (i.e., liquid crystal elements) 440 in a matrix of a display area 460. The pixel devices 440 in the matrix can be coupled to thin-film transistors 400 also located in the display area 460. The thin-film transistor 400 can include embodiments of the thin-film transistors as disclosed herein. Additionally, the AMLCD 480 can include orthogonal control lines 462 and 464 for supplying an addressable signal voltage to the thin-film transistors 400 to influence the thin-film transistors to turn on and off and control the pixel devices 440, e.g., to provide an image on the AMLCD 480.

Although specific exemplary embodiments have been illustrated and described herein, those of ordinary skill in the art will appreciate that an arrangement calculated to achieve the same techniques can be substituted for the specific exemplary embodiments shown. This disclosure is intended to cover adaptations or variations of the embodiments of the invention. It is to be understood that the above description has been made in an illustrative fashion, and not a restrictive one.

Combination of the above exemplary embodiments, and other embodiments not specifically described herein will be apparent to those of skill in the art upon reviewing the above description. The scope of the various embodiments of the invention includes other applications in which the above structures and methods are used. Therefore, the scope of various embodiments of the invention should be determined with reference to the appended claims, along with the full range of equivalents to which such claims are entitled.

15

20

5

10


In the foregoing Detailed Description, various features are grouped together in a single exemplary embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the embodiments of the invention necessitate more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive subject matter lies in less than all features of a single disclosed exemplary embodiment. Thus, the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment.


What is claimed is:

CLAIMS

- 1. A semiconductor device 100/200/400, comprising:
 - a drain electrode 112/212;
 - a source electrode 110/210;
- a channel 108/208 contacting the drain electrode 112/212 and the source electrode 110/210, wherein the channel 108/208 includes a first binary oxide and a second binary oxide selected from a first group of CdO, SrO, CaO, and MgO;
 - a gate electrode 104/204; and
- a gate dielectric 106/206 positioned between the gate electrode and the channel.
- 2. The semiconductor device 100/200/400 of claim 1, wherein when the first binary oxide is selected from SrO and CaO, the second binary oxide is selected from CdO, ZnO and MgO.
- 3. The semiconductor device 100/200/400 of claim 2, wherein the channel 108/208 includes an atomic composition of a first metal (A):second metal (B) ratio (A:B), wherein A and B are each in a range of about 0.05 to about 0.95.
- 4. The semiconductor device 100/200/400 of claim 1, wherein the first group includes ZnO, and the channel 108/208 includes a third binary oxide from the first group of ZnO, CdO, SrO, CaO, and MgO and having an atomic composition of a first metal:second metal:third metal ratio of A:B:C, wherein A, B, and C are each different and each in a range of about 0.025 to about 0.95.
- 5. The semiconductor device 100/200/400 of claim 4, wherein the channel 108/208 includes the first binary oxide, the second binary oxide, the third binary oxide, and a fourth binary oxide selected from within the first group ZnO, CdO, SrO, CaO, and MgO and having an atomic composition of a first metal:second metal:third metal:fourth metal ratio of A:B:C:D, wherein A, B, C, and D are each different and each in a range of about 0.017 to about 0.95.

- 6. The semiconductor device 100/200/400 of claim 1, wherein the channel 108/208 includes the first binary oxide and the second binary oxide selected from within one of the first group of CdO, SrO, CaO, and MgO and a second group of In_2O_3 and Ga_2O_3 .
- 7. The semiconductor device 100/200/400 of claim 6, wherein the channel 108/208 includes the first binary oxide and the second binary oxide selected from within one of the first group of CdO, SrO, CaO, and MgO, the second group of In₂O₃ and Ga₂O₃, and a third group of SnO₂, GeO₂, PbO₂, and TiO₂.
- 8. The semiconductor device 100/200/400 of claim 7, wherein the channel 108/208 includes the first binary oxide, the second binary oxide, and a third binary oxide selected from within the third group SnO₂, GeO₂, PbO₂, and TiO₂ and having an atomic composition of a first metal:second metal:third metal ratio of A:B:C, wherein A, B, and C are each different and each in a range of about 0.025 to about 0.95.
- 9. The semiconductor device 100/200/400 of claim 8, wherein the channel 108/208 includes the first binary oxide, the second binary oxide, the third binary oxide, and a fourth binary oxide selected from within the third group SnO₂, GeO₂, PbO₂, and TiO₂ and having an atomic composition of a first metal:second metal:third metal:fourth metal ratio of A:B:C:D, wherein A, B, C, and D are each different and each in a range of about 0.017 to about 0.95.
- 10. The semiconductor device 100/200/400 of claim 1, wherein at least one of the drain electrode 112/212, the source electrode 110/210, the channel 108/208, gate electrode 104/204, and the gate dielectric 106/206 are substantially transparent.












Fig. 1B










1.






Fig. 4

INTERNATIONAL SEARCH REPORT

A. CLASS	FICATION OF SUBJECT MATTER
IPC 7	H01L29/786

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) $\ensuremath{\text{IPC}}\xspace 7 \hdots \hdots$

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched


Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Х	US 5 744 864 A (CILLESSEN ET AL) 28 April 1998 (1998-04-28) column 5, line 30 - line 50	1-10
X	EP 1 134 811 A (JAPAN SCIENCE AND TECHNOLOGY CORPORATION) 19 September 2001 (2001-09-19) column 4, paragraph 21	1,6,7,10
X	US 2003/047785 A1 (KAWASAKI MASASHI ET AL) 13 March 2003 (2003-03-13) column 4, paragraph 15	1,6,7,10
X	EP 1 172 858 A (JAPAN SCIENCE AND TECHNOLOGY CORPORATION) 16 January 2002 (2002-01-16) column 4, paragraph 15	1–10
	-/	

·			
X Further documents are listed in the continuation of box C.	χ Patent family members are listed in annex.		
Special categories of cited documents: A' document defining the general state of the art which is not considered to be of particular relevance E' earlier document but published on or after the international filling date L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) O' document referring to an oral disclosure, use, exhibition or other means P' document published prior to the international filing date but later than the priority date claimed	 "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family 		
Date of the actual completion of the international search 19 May 2005	Date of mailing of the international search report $30/05/2005$		
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016	Authorized officer Hoffmann, N		

INTERNATIONAL SEARCH REPORT



C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT						
Category ° Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No.						
Calegory	Citation of document, was indication, inforce appropriate, or the relevant passage					
Х	EP 1 209 748 A (MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD) 29 May 2002 (2002-05-29) column 4, paragraph 23	1-10				
Α	MINAMI TADATSUGU: "Transparent and conductive multicomponent oxide films prepared by magnetron sputtering" JOURNAL OF VACUUM SCIENCE AND TECHNOLOGY A. VACUUM, SURFACES AND FILMS, AMERICAN INSTITUTE OF PHYSICS, NEW YORK, NY, US, vol. 17, no. 4, July 1999 (1999-07), pages 1765-1772, XP012004618 ISSN: 0734-2101 the whole document	1-10				
A	S. T. PANTELIDES, D. J. MICKISH, A. B. KUNZ: "Electronic structure and properties of magnesium oxide" PHYSICAL REVIEW B, vol. 10, no. 12, 15 December 1974 (1974–12–15), pages 5203–5212, XP002328315 the whole document	1-10				
A	N. A. SURPLICE: "The electrical conductivity of calcium and strontium oxides" BRIT. J. APPL. PHYS., vol. 17, 1966, pages 175-180, XP002328316 the whole document	1-10				

INTERNATIONAL SEARCH REPORT

Information on patent family members

Intel Conal Application No
PCT/US2005/006312

Patent document cited in search report	Publication date		Patent family member(s)	Publication date
US 5744864	28-04-1998	EP WO JP	0820644 A2 9706554 A2 11505377 T	28-01-1998 20-02-1997 18-05-1999
EP 1134811	19-09-2001	JP JP EP US WO TW	3276930 B2 2000150900 A 1134811 A1 6727522 B1 0030183 A1 468268 B	22-04-2002 30-05-2000 19-09-2001 27-04-2004 25-05-2000 11-12-2001
US 2003047785	A1 13-03-2003	JP CN TW	2003086808 A 1405898 A 552718 B	20-03-2003 26-03-2003 11-09-2003
EP 1172858	A 16-01-2002	JP JP EP US WO TW	3423896 B2 2000277534 A 1172858 A1 6878962 B1 0059039 A1 483147 B	07-07-2003 06-10-2000 16-01-2002 12-04-2005 05-10-2000 11-04-2002
EP 1209748	A 29-05-2002	CN EP JP SG TW US	1353329 A 1209748 A1 2003050405 A 102643 A1 588209 B 2002056838 A1	12-06-2002 29-05-2002 21-02-2003 26-03-2004 21-05-2004 16-05-2002