



## (51) International Patent Classification:

G06N 10/00 (2019.01) H03K 19/195 (2006.01)

## (21) International Application Number:

PCT/US2021/020695

## (22) International Filing Date:

03 March 2021 (03.03.2021)

## (25) Filing Language:

English

## (26) Publication Language:

English

## (30) Priority Data:

62/987,203 09 March 2020 (09.03.2020) US

(71) Applicants: **THE REGENTS OF THE UNIVERSITY OF CALIFORNIA** [US/US]; P.O. Box 81226, 1111 Franklin Street, 12th Floor, Oakland, California 94607 (US). **UNIVERSITY OF MARYLAND, COLLEGE PARK** [US/US]; Office of Technology Commercialization, 7999 Regents Dr., 2130 Mitchell Building, College Park, Maryland 20742 (US).

(72) Inventors: **TZIMPRAGOS, Georgios**; 1655 Newport Avenue, San Jose, California 95125 (US). **VASUDEVAN, Dilip**; 5 Admiral Drive, Emeryville, California 94608 (US). **TSISKARIDZE, Nestan**; 4723 Chandler Street, Santa Barbara, California 93106 (US). **MICHELOGIANNAKIS,**

**Georgios**; 1806 West Street, Apt. 8, Berkeley, California 94702 (US). **MADHAVAN, Advait**; 308 Palmspring Drive, Gaithersburg, Maryland 20878 (US). **VOLK, Jennifer**; Office of Technology & Industry Alliances, 342 Lagoon Road, Mail Code 2055, Santa Barbara, California 93106 (US). **SHALF, John**; 5825 Merriewood Drive, Oakland, California 94611 (US). **SHERWOOD, Timothy**; 555 Dorset Court, Goleta, California 93117 (US).

(74) Agent: **OVANEZIAN, Daniel E.** et al.; Womble Bond Dickinson (US) LLP, P.O. Box 7037, Atlanta, Georgia 30357-0037 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, IT, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH,

## (54) Title: COMPUTATIONAL TEMPORAL LOGIC FOR SUPERCONDUCTING LOGIC CIRCUIT DESIGN

(57) Abstract: A primitive race-logic temporal operator is described (FA: first arrived Is: Inhibit, Dc: Add Constant, La: Last arrived, C: coincidence), comprising superconducting logic single flux quantum (SFQ) cells.




FIGURE 3

GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

**Declarations under Rule 4.17:**

- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*
- *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))*

**Published:**

- *with international search report (Art. 21(3))*
- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))*

## **COMPUTATIONAL TEMPORAL LOGIC FOR SUPERCONDUCTING LOGIC CIRCUIT DESIGN**

### **CROSS-REFERENCE TO RELATED APPLICATIONS**

[0001] This application claims the benefit under 35 U.S.C. § 119(e) of U.S. Patent Application No. 62/987,203, filed on 09 March 2020, the entire contents of which is hereby incorporated by reference herein.

### **STATEMENT OF GOVERNMENT SUPPORT**

[0002] This invention was made with government support under Contract No. DE-AC02-05CH11231 awarded by the U.S. Department of Energy, under Contract No. 70NANB14H209 awarded by the National Institute of Standards and Technology, and under Agreement No. 1763699 awarded by the National Science Foundation. The government has certain rights in this invention.

### **FIELD**

[0003] The present invention relates to the superconducting logic circuit design and more particularly, relates to computational temporal logic for superconducting logic circuit design.

### **BACKGROUND**

[0004] Superconductivity is the phenomenon wherein the electrical resistance of a material approaches zero as it is cooled to below a critical temperature. Computing with such superconducting materials continues to be the subject of research.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

[0005] Figure 1 illustrates CMOS race logic implementation functionality, according to one embodiment.

[0006] Figure 2 illustrates an example first arrival gate block diagram and an example inhibit gate block diagram, according to one embodiment.

[0007] Figure 3 illustrates example RSFQ implementations (circuits) of our temporal operators, state diagrams, and functionality, according to one embodiment.

**[0008]** Figure 4 describes an example data-driven self-timing (DDST) scheme, according to one embodiment.

**[0009]** Figure 5 illustrates LastArrival gate and spacer period functionality, according to one embodiment.

**[0010]** Figure 6 illustrates example timing relationships between pulses in the described architecture, according to one embodiment.

**[0011]** Figure 7 illustrates timing analysis for an Inhibit gate and provides simulation results, according to one embodiment.

**[0012]** Figure 8 illustrates an example Needleman and Wunsch implementation, according to one embodiment.

**[0013]** Figure 9 illustrates example simulation results for a 3x3 DNA sequence alignment problem, according to one embodiment.

**[0014]** Figure 10 illustrates an example RSFQ Merge element realizing a stateless FirstArrival gate, according to one embodiment.

**[0015]** Figure 11 illustrates simulation results for a stateless implementation of a sequencing accelerator, according to one embodiment.

**[0016]** Figure 12 illustrates decision tree implementations, according to one embodiment.

**[0017]** Figure 13 illustrates decision tree of Figure 12 simulation results, according to one embodiment.

**[0018]** Figure 14 illustrates example specifications, architectures, and simulations of an example feedforward temporal network implementing an arbitrary function table, according to one embodiment.

**[0019]** Figures 15-21 illustrate example circuit implementations, according to one embodiment.

**DETAILED DESCRIPTION**

**[0020]** Superconductivity is the phenomenon wherein the electrical resistance of a material disappears as it is cooled below a critical temperature. Superconductivity was discovered in 1911 by K. Onnes, who observed that the resistance of solid mercury abruptly disappeared at the temperature of 4.2K. Four decades later, D. A. Buck demonstrated the first practical application of this phenomenon – the cryotron – and soon after, B. Josephson established the theory behind the Josephson effect, which led to the fabrication of the first Josephson junction (JJ) in the subsequent years.

**[0021]** In one embodiment, a JJ may be made by sandwiching a thin layer of non-superconducting material – an electronic barrier – between two layers of superconducting material. JJs may be capable of ultrafast (as low as 1ps), low-energy (to the order of  $10^{-19}\text{J}$ ) switching by exploiting the Josephson effect: electron pairs tunnel through the barrier without any resistance up to a critical current. At the critical threshold, a JJ switches from its superconducting state to a resistive one and exhibits an electronic “kickback” in the form of magnetic quantum flux transfer – observable as a voltage pulse on the output. To enable stateful circuit operation, the unit of flux can be temporarily stored in a composite device known as the superconducting quantum interference device (SQUID), which is built as a superconducting loop interrupted by two serial JJs and is common to many superconducting circuits.

**[0022]** Over the years, several ambitious designs of superconducting ALUs and microprocessors have been presented in an effort to capitalize on the promise of superconductors. The majority of these implementations are primarily based on simplified architectures, bit-serial processing, and on-chip memories realized with shift-registers. Bit-serial processing has been selected over bit-parallel approaches due to its lower hardware cost and complexity. However, this design choice may compromise the advantage speed of SFQ technology as the number of execution cycles per instruction increases with the number of bit slices. Moreover, the use of shift register-based memories – given the lack of dense, fast, and robust cryogenic memory block –

seems to be the only reasonable choice at the moment; which is still possibly not a viable solution though for large-scale designs.

**[0023]** More recently, interest has increased in the development of superconducting computing accelerators. Due to the lack of sophisticated design tools and the limited device density and memory capacity in superconducting technology, applications with tiny working set sizes and high computational intensity may be suited for JJ-based accelerators. As a proof-of-concept, RQL-based accelerator was developed for SHA-256 engines, achieving 46x better energy-efficiency than CMOS. To improve the critical path and the overall energy efficiency of the implementation, an optimization focus was on two components of the SHA engine: adders and registers.

**[0024]** In another stochastic computing-based deep learning acceleration framework embodiment, stochastic computing's time-independent bit sequence value representation and small hardware footprint of its operators may be leveraged to redesign the basic neural network components in AQFP. Such embodiment may be shown to achieve order of magnitude energy improvements compared to CMOS. However, the known drawbacks of stochastic computing (e.g., the calculation accuracy, expressiveness, and performance of stochastic computer circuits depend on the length and correlation of used bit-streams) raise number of questions regarding the suitability and efficiency of this method for more general tasks or for precise computing applications.

**[0025]** While these implementations succeed at demonstrating the potential of superconducting computing, the question of "what a more general superconducting design methodology would look like?" was still pending. To get a better understanding of the reasons that make superconducting computing so challenging a good idea may be to take a step back and look closer at the fundamentals of this technology as well as its main differences from CMOS.

**[0026]** In contrast to CMOS, where an "1" is represented by a steady voltage level in hundreds of millivolts, in SFQ, picosecond-duration, millivolt-amplitude pulses are used.

Moreover, SFQ comes with a different set of active (JJs) and passive (inductors) components and interconnection structures (Josephson Transmission Lines and Passive Transmission Lines) than CMOS. Clock distribution and synchronization may also be concerns as each Boolean SFQ logic gate has to be driven by a synchronous clock and all input pulses need to be aligned.

**[0027]** Given the difficulties that existing approaches face and the unique characteristics of superconducting technology, the most promising way forward is to come up with innovative computing paradigms and circuit architectures that (a) use much fewer JJs than transistors for the same information processing, (b) have low memory requirements, (c) allow for easier clocking, and (d) can cover a wide range of applications

**[0028]** Computing with such superconducting materials offers the promise of orders of magnitude higher speed and better energy efficiency than transistor-based systems.

Unfortunately, while there have been tremendous advances in both the theory and practice of superconducting logic over the years, significant engineering challenges continue to limit the computational potential of this approach. In contrast to semiconductor logic, where logic cells are combinational and their output is (to first order) a pure function of the levels of all the inputs present at any time, the majority of Single Flux Quantum (SFQ) logic gates are sequential and operate on pulses rather than levels. Because pulses travel ballistically rather than diffusively through a channel, once they have transited there is no “record” of their value that can be used in downstream computations. Implementing a chain of Boolean operations thus may require a very careful layout and synchronization of timing along each and every path with picosecond-level precision.

**[0029]** While some of the challenges in adopting such a novel technology are inherent to the nature of the exotic materials and environment, others appear to be due to a mismatch between our computational abstraction and what the devices actually provide. Because many superconducting logic designs rely on discrete voltage pulses driven by the transfer of magnetic flux quanta, supporting the combinational abstraction provided by traditional logic requires

significant design effort and results in unavoidable overheads. If these pulses are instead thought of as the natural representation of data in a superconducting system, the natural language for expressing computations over that data would be one that could precisely and efficiently describe the temporal relationships between these pulses. Here, one may draw upon two distinct lines of research, both currently disconnected from superconducting.

**[0030]** Some embodiments show that delay-based encoding has both impressive computational expression and practical utility in implementing important classes of accelerators – not to mention the interesting connections to neurophysiology. The principles of the delay-coded logic apply directly to problems in superconducting. However, the fact that its primitive operators have been so far implemented only in CMOS under specific assumptions – e.g., edges are used to denote event occurrences – makes their realization in the much different Rapid SFQ (RSFQ) technology potentially challenging.

**[0031]** In one embodiment, the long history of work in temporal logic used for expressing temporal relationships in reasoning and verification may be leveraged. While temporal logic systems (e.g. Linear Temporal Logic) deal with the relationship of events in time, they are fundamentally predicate logics that allow one to evaluate truth expressions (True / False) over some set of temporal relationships. A temporal logic with computational capabilities that takes events as inputs and creates new events as outputs based on the input relationships is thus desirable.

**[0032]** Advantageously, a new computational temporal logic (which in fact subsumes LTL) is described herein that gives clear, precise, and useful semantics to delay-based computations and relates them to existing temporal logics. This approach allows for a trade of implementation complexity for delay, realization of superconducting circuits that embody this new logic, and a creation of useful new architectures based on these building blocks that encapsulate the potential of those circuits.

**[0033]** To overcome the issues described above and others, the embodiments described herein are provided. In one embodiment, classical temporal predicate logic is extended to a computational temporal logic to formally express delay-based computations. This extension provides the needed abstractions to capture the capabilities of new operators and it sets the foundation for the construction, analysis, and evaluation of large-scale temporal systems.

**[0034]** In another embodiment, examples circuits are provided that implement these primitive temporal operators in RSFQ and evaluate their functionality and performance with SPICE-level simulations. A method of combining these temporal operators into larger self-timed superconducting accelerator architectures is also provided. The data-driven self-timing approach described herein enables the operation of RSFQ designs without the need of clock trees even in the most general case.

**[0035]** In another embodiment, the presented hypothesis is validated through (a) a functional verification of three RSFQ accelerators at the SPICE level, (b) a performance comparison between superconducting designs described herein and their CMOS counterparts – showing more than an order of magnitude performance improvements – and (c) a timing analysis necessary to identify timing constraints that may affect the design flow of superconducting temporal accelerators.

**[0036]** Superconducting SFQ technologies are a promising candidate for high-speed and ultralow-energy operation for certain classes of computation. Though both the underlying physics and basic circuit technologies are well understood, many hurdles remain before larger computations can enjoy the benefits of superconducting materials.

**[0037]** Described herein is a new foundation that bridges the gap between the level-driven logic traditional hardware designs accept as a foundation and the pulse-driven logic naturally supported by the most compelling superconducting technologies. The harmonious interaction between three different areas of work – superconducting logic, temporal predicate logic, and delay-based codes is advantageous in a variety of contexts. As demonstrated, superconducting

logic can naturally compute over temporal relationship between pulse arrivals.

Implementation circuits for fundamental operators in temporal logic are provided. An asynchronous data-driven self-timing scheme is described and a timing analysis to identify timing constraints that affect the design flow of superconducting temporal accelerators is illustrated. Advantageously, three temporal accelerators are implemented in RSFQ and their performance is compared against their CMOS counterparts, showing more than an order of magnitude improvements.

**[0038] Race Logic**

**[0039]** FIG. 1 illustrates race logic implementation functionality implemented in CMOS (prior art), according to one embodiment. In one embodiment, race logic may be used to encode information in the timing of events rather than the amplitude of voltage levels. Events may be represented by low to high edges and computation emerges through the purposeful interaction of these edges and their relative delays. In one embodiment, the time it takes for an event to appear on a wire is what encodes the value. Thus, only a single wire may be needed per variable.

**[0040]** In one embodiment, the operators forming the foundation of race logic are Min (FirstArrival), Max (LastArrival), Add-Constant (Delay), and Inhibit. Figure 1 shows the implementation of these four primitives with traditional CMOS components. Prior to the next computation, race logic-driven circuitry must be reset.

Referring to Figure 1, panels (i), (ii), (iii), and (iv) show the implementation of Min, Max, Add-Constant, and Inhibit functions in race logic with off-the-shelf CMOS components. Panel (v) provides an example waveform for  $x = 2$  and  $y = 3$ .

**[0041]** Regarding its applicability, race logic yields a complete implementation of space-time algebra, which provides a mathematical underpinning for temporal processing. Any function that satisfies the properties of invariance and causality complies with space-time algebra, and thus it is implementable in race logic. In one embodiment, race logic may be used to implement

Needleman and Wunsch's DNA sequence algorithm. A low-cost bitonic sorting network circuit may be demonstrated using temporal processing. Race logic may be demonstrated to accelerate ensembles of decision trees, while the relationship between temporal codes and spiking neural networks may be explored.

**[0042]** In one embodiment, the implementation of this new paradigm, where the order of events occurrence defines computation, is tied to specific assumptions and the properties of the underlying CMOS technology, which in some cases may restrict innovation. For example, as discussed above, when edges are used for event representation, MIN and MAX functions can be realized with plain OR and AND gates. What happens though when edges are replaced by pulses, as in the superconducting case? To answer this question and establish a theoretical foundation that will allow for a better understand of how processing in the temporal domain can unlock the true potential of emerging technologies, this logic's formalization is provided herein.

**[0043] Formalization**

**[0044]** In one embodiment, computing based on temporal relationships may depart from traditional binary encoding and Boolean logic and may provide a promising pathway for unlocking the true potential of emerging technologies. To make this computing paradigm a viable solution the first question that should answer is "what abstractions do we need to establish in order to capture its capabilities, verify the correctness of temporal implementations independently of underlying assumptions and technology properties, and build more complex temporal circuits in a systematic way?"

**[0045]** To solve this problem and set the foundation for the design and evaluation of large-scale temporal systems, in this section, formal definitions of its primitive operators and constraints through an extended temporal logic capable of concisely expressing delay-based computations are provided.

**[0046] Computational Temporal Logic**

[0047] Space-time algebra defines the primitive operators of generalized race logic over the set of Natural numbers, and thus provides a high-level abstraction to the event-based computation happening at the circuit-level. This abstraction may in some cases be useful for functional interpretation or synthesis; however, it may not capture lower-level details that may be critical for the hardware implementation and reasoning of such systems. Described herein is a formalization that covers this gap and safely decouples functional from implementation specifications.

[0048] Temporal logic is a tool that may be used for representing and reasoning about propositions qualified in terms of time; e.g., an event in a system  $S$  has happened or will happen sometime in the past or future. A system  $S$  transitions through a sequence of states in time, where each state  $S_t$  is associated with a time step  $t$  belonging to a discrete time domain. Properties are then expressed as formulas and are evaluated along such sequences of states. Formulas are constructed recursively from propositional atoms by applying usual propositional connectives  $\neg, \vee, \wedge, \rightarrow, \leftrightarrow$  and the additional temporal logic operators discussed below.

[0049] In the well-established setting of Linear Temporal Logic (LTL), the future-time temporal operators are used:  $\Diamond$  sometime in the future,  $\Box$  always in the future,  $\bigcirc$  next time (tomorrow),  $U$  until, and  $R$  release. Past LTL (PLTL) extends LTL with past-time operators, which are the temporal duals of the future-time operators, and allows one to express statements on the past time instances, such as:  $\blacklozenge$  sometime in the past,  $\blacksquare$  always in the past (historically),  $\prec$  previous time (yesterday),  $S$  Since, and  $T$  Trigger. Even though the past-time operators do not add expressive power in the sense that any LTL formula with past operators can be rewritten by only using the future-time temporal operators, the past-time operators are particularly convenient in practice; they allow one to keep specifications more intuitive and easy to comprehend, and they can provide significantly more compact representations than their future-time counterparts.

[0050] Each operator operates on a sequence of states, which defines a discrete interval of time steps – the scope of the operator. In one embodiment, these temporal operators may be categorized based on their scope at time step  $t$  as follows:

- *remote past operators*  $\blacklozenge$ ,  $\blacksquare$ ,  $S$ ,  $T$  – their scope is  $[0, t]$ ;
- *immediate past operator*  $\blacktriangleleft$  – its scope is  $\{t - 1\}$ , or the empty interval if  $t = 0$ ;
- *present operator* (all propositional connectives) – its scope is  $\{t\}$ ;
- *immediate future operator*  $\blacktriangleright$  – its scope is  $\{t + 1\}$ ;
- *remote future operators*  $\blacklozenge$ ,  $\square$ ,  $U$ ,  $R$  – their scope is  $[t, \infty)$ .

[0051] In one embodiment, the scope of an arbitrary formula  $\phi$  is defined recursively based on the scopes of the operators in  $\phi$  and the given time step  $t$ .

[0052] In LTL, the notation  $\langle S, t \rangle$  may be used to signify a system  $S$  at a time step  $t$ . An event  $\phi$  occurs at time step  $t$  in the system  $S$  if  $\phi$  holds at time step  $t$  in  $S$ , denoted by  $\langle S, t \rangle \models \phi$ . As described herein, the formal semantics of the  $\blacklozenge$  operator (sometime in the past) may be primarily relied upon:

$$\langle S, t \rangle \models \blacklozenge \phi \text{ iff } \exists k. (0 \leq k \leq t \wedge \langle S, k \rangle \models \phi)$$

[0053] This definition reads as: the temporal formula  $\blacklozenge \phi$  holds at time step  $t$  in the system  $S$  if and only if there exists a time step  $k$  prior or equal to  $t$  when the formula  $\phi$  holds. However, this operator is incapable of encapsulating when  $\phi$  held in the past, which is essential for our case. To address this *issue*, the *earliest-occurrence* function is described below.

[0054] Let  $\infty$  be a special symbol that represents an unreachable time step; in other words,  $\infty$  indicates the lack of an event occurrence in a period of interest. The earliest-occurrence function  $Est(\phi)$  receives as input a formula  $\phi$  and returns the earliest time step  $t_{min} [[\phi]](S, t)$ , where  $[[\phi]](S, t)$  is the scope of  $\phi$  at time step  $t$  in the system  $S$ , such that  $\langle S, t_{min} \rangle \models \phi$ . If  $\phi$  does not hold at any time step within  $[[\phi]](S, t)$ , then the earliest-occurrence function returns  $\infty$ . The formal definition of this function follows:

$$E_{(S,t)}(\phi) = \begin{cases} t_{min} & (t_{min} \in [[\phi]]_{S,t}) \wedge ((S, t_{min}) \models \phi) \wedge \\ & \wedge (\forall j. \mathbf{0} \leq j < t_{min} : (S, t_{min}) \Box \models \phi) \\ \infty & \text{otherwise.} \end{cases}$$

[0055] The proposed function is paired with the existential primitives of the classical temporal logic, extends the notions of “sometime in the past” and “sometime in the future” with the notion of “when” an event occurred, and it is fundamental for the connection of event-based formalization, which is presented next, with the existing space-time theory.

#### [0056] Race Logic Semantics

[0057] In one embodiment, according to space-time algebra, FirstArrival (FA), Inhibit (IS), and Delay (D) operators are functionally complete for the set of space-time functions. In prior work, the functionality of these operators at the event-level has been primarily described through their realization with off-the-shelf CMOS components under the assumption of an edge-based delay encoding. In this work, we decouple for the first time their specification from their implementation and provide a formal definition, presented in Table 1, using the above-described computational temporal logic. Moreover, besides these three basic operators, definitions for LastArrival (LA) and Coincidence (C) operators are provided, which have been widely used in a number of accelerators.

$$\begin{aligned} \langle S, t \rangle \models \mathbf{FA}\phi\psi & \text{ iff } \langle S, t \rangle \models \blacklozenge\phi \vee \blacklozenge\psi \\ \langle S, t \rangle \models \psi \mathbf{IS}\phi & \text{ iff } \exists k. (\mathbf{0} \leq k \leq t \wedge \langle S, k \rangle \models \phi \wedge \neg\blacklozenge\psi); \\ \langle S, t \rangle \models \mathbf{DC}\phi & \text{ iff } \exists k. (\mathbf{0} \leq k + c \leq t \wedge \langle S, k + c \rangle \models \blacklozenge\phi); \\ \langle S, t \rangle \models \mathbf{LA}\phi\psi & \text{ iff } \langle S, t \rangle \models \blacklozenge\phi \wedge \blacklozenge\psi; \\ \langle S, t \rangle \models \mathbf{C}\phi\psi & \text{ iff } \exists k. (\mathbf{0} \leq k \leq t \wedge \langle S, k \rangle \models \phi \wedge \psi) \wedge \\ & \wedge \forall j. (\mathbf{0} \leq j < k \wedge \langle S, j \rangle \Box \models \blacklozenge\phi \vee \blacklozenge\psi); \end{aligned}$$

Table 1. PLTL-based semantics of the operators FirstArrival (FA), StrictInhibit (IS), Delay (D), LastArrival (LA), and Coincidence (C).

[0058] Informally, Table 1 reads as follows:

- **FA:** the formula  $\mathbf{FA}\phi\psi$  holds at time step  $t$  in system  $S$  if and only if either  $\phi$  or  $\psi$  hold at time step  $t$  or prior.

- **Is**: the formula  $\psi \text{ Is } \phi$  holds at time step  $t$  in system  $S$  if and only if there exists a time step  $k$  prior or equal to  $t$  when  $\phi$  holds and  $\psi$  does not hold at this and any prior time steps.
- **D**: the formula  $\text{Dc}\phi$  holds at time step  $t$  in system  $S$  if and only if there exists a time step  $k + c$  prior or equal to  $t$  when  $\phi$  holds at this ( $c = \mathbf{0}$ ) or any prior time steps ( $c \in \mathbf{0}$ ).
- **LA**: the formula  $\text{LA}\phi\psi$  holds at time step  $t$  in system  $S$  if and only if both  $\phi$  and  $\psi$  hold independently at time step  $t$  or prior.
- **C**: the formula  $\text{C}\phi\psi$  holds at time step  $t$  in system  $S$  if and only if there exists a time step  $k$  prior or equal to  $t$  when both  $\phi$  and  $\psi$  hold simultaneously and there are no prior time steps where either  $\phi$  or  $\psi$  will hold.

[0059] These definitions provide a PLTL-based specification of the basic race logic operators over temporal events; however, they will always return a proposition: True or False. To extract the step at which these functions evaluate to True for the first time in their scope the above-introduced earliest occurrence function  $E(s,t)(\phi)$  may be used. For example,  $E(S,t)(\text{FA}\phi\psi)$  will return the first time step that either  $\phi$  or  $\psi$  will hold.

[0060] In summary, the presented formalism, along with the proposed extension to the classical temporal logic: (a) guarantees that the specification of our operators is independent of any underlying assumptions; e.g., pulse- vs edge-based encoding, (b) bridges the gap between the high-level definitions provided by space-time algebra and the event-based computing happening at the implementation level, and (c) opens up the door to the use of model checking tools for the formal analysis, validation, and optimization of more complex temporal circuit designs.

#### [0061] Superconducting Temporal Architecture

[0062] In one embodiment, the mathematical formalism raised with respect to the formalism description above lays the foundation for building and verifying the desired temporal operators. In this section, their implementation in RSFQ is described, and the corresponding circuit

simulation results are provided, and finally a self-clocked RSFQ architecture that alleviates the clock distribution and skew problems met in traditional digital designs ported from CMOS to the RSFQ world is described.

#### [0063] Temporal Primitives in RSFQ

[0064] In one embodiment, the way in which events are encoded plays an important role in selecting the hardware that most efficiently implements logic operators. For example, given the conventional rising edge-based realization of events, *FIRSTARRIVAL* and *LASTARRIVAL* functions can be implemented with a single OR and AND gate, respectively. As shown in Figure 1, an OR gate fires when its first high input arrives, while an AND gate fires only when all its inputs are “1”. An important property of edge-based event encoding is that it automatically keeps track of the input state at all times – a signal that has made a transition from a “low” to “high” state will not make a transition back to a “low” state in the same computation. This feature may break down when dealing with pulses. Pulses naturally return back to their “low” state, preventing downstream nodes from implicitly knowing the state of its predecessors. To address this issue we propose embedding the state into each gate, instead of relying on the input to “hold” state. Interestingly, the majority of RSFQ elementary cells have both logic and storage abilities, and thus they provide several unique design opportunities. In Figure 3, the schematics of example circuit designs are illustrated, along with Mealy machines describing their operation, and WRSPICE simulations showing their functionality. A detailed description of their implementation also follows.

[0065] According to its formal definition, the *FIRSTARRIVAL* gate **FA** emits an output pulse when its first input arrives. For its implementation in RSFQ, a *MERGE* element along with a D FLIP-FLOP are used – see Figure 2 (i) and Figure 3 (i). Referring to Figure 2: *FIRSTARRIVAL* gate is built out of a *MERGE* element and a D FLIP-FLOP; a reset signal *rst* is connected to the D FLIP-FLOP’s data input, while the output of the *MERGER* serves as its clock signal. Panel (ii): to

implement INHIBIT a latching INVERTER is used; the data signal  $\phi$  serves as the INVERTER's clock signal and the inhibiting signal  $\psi$  as its data signal.

**[0066]** In one embodiment, a MERGE element can be thought of as a non-latching OR gate that produces an output SFQ for each incoming pulse from any of its input ports. However, in race logic, at most one event is allowed to occur per “wire” across the entire computation. To ensure that all but the first arriving pulses will be filtered out a D FLIP-FLOP may be used. A D FLIP-FLOP is built around a direct current (DC) SQUID and has two stable states: Init and Loaded, which correspond to the lack or presence of a flux quantum, respectively. When a data signal arrives at its input port the latch switches to/remains in the Loaded state and returns to the Init state only when a clock signal is received. When transitioning from Loaded to Init the flux quantum stored in the quantizing SQUID loop is released; thus, an output pulse is emitted and the quantizing loop gets cleared. While in state Init, a clock pulse will not cause any state change or output activity. So, to achieve the desired functionality a reset signal  $\text{rst}$  may be connected to the D FLIP-FLOP's data “in” port, while the output of the MERGE element plays the role of the clock signal.

**[0067]** In one embodiment, the INHIBIT operator  $\mathbf{I_s}$  may receive two input signals: one for the inhibiting signal  $\psi$  and one for the data signal  $\phi$ . As described in Section 2.2, an output pulse is emitted only if  $\phi$  arrives before  $\psi$ . To implement INHIBIT in RSFQ a single INVERTER may be used – see Figure 2 (ii) and Figure 3 (ii). According to the INVERTER's specification, if a data pulse arrives, the next clock pulse reads out “0”; otherwise, it reads out “1”. Thus, if a signal  $\phi$  is routed to the inverter's clock port and  $\psi$  to its data port, this component will act exactly as an INHIBIT operator in the logic.

**[0068]** In some SFQ circuits, Josephson Transmission Lines (JTLs) may be used for the interconnection of logic cells over short distances. More specifically, a JTL is a serial array of superconducting SQUIDs and operates in the following way. Because magnetic flux cannot be absorbed or dissipated by a superconducting circuit, an incident flux quantum is only allowed to

pass along the JTL and does so by switching each JJ in turn. In our case, these interconnection structures are not used just for pulse transmission purposes but also realize our DELAY operator **D** – Figure 3 (iii). As described earlier, delaying a race logic event by a fixed amount of time corresponds to CONSTANT ADDITION. For the implementation of the LASTARRIVAL gate, a C-element is used – Figure 3 (iv). A C-element has two input ports and consists of two SQUIDS. In the circuit's initial state, no persistent superconducting current is present in the quantizing loops. When an input arrives, the corresponding junction gets triggered but the generated pulse is not sufficient to trigger an output pulse. When the second input pulse arrives, the total current exceeds the threshold of criticality, an output pulse gets emitted, and the element returns to its initial state. The order of input pulse arrivals does not matter.

[0069] Finally, a COINCIDENCE gate is supposed to fire only if its inputs arrive “simultaneously”. In edge-based implementations, a COINCIDENCE gate is composed of **FA**, **LA**, **I<sub>s</sub>**, and **D** gates. In the pulse-based superconducting logic though, a single RSFQ AND gate is all that may be needed to implement COINCIDENCE – Figure 3 (v). As known, an RSFQ AND gate produces an output pulse only if both its input pulses arrive within the same cycle; thus, it performs in an easy way the desired functionality.

[0070] Referring to Figure 3: Panel (i): FIRSTARRIVAL **FA<sub>ab</sub>**. Panel (ii): strict INHIBIT **aI<sub>s</sub>b**. Panel (iii): DELAY **D<sub>ca</sub>**, where  $t_{JTL}$  is the delay that each JTL causes. Panel (iv): LASTARRIVAL **LA<sub>ab</sub>**. Panel (v): COINCIDENCE **C<sub>ab</sub>**.

[0071] Area and latency results for each of these operators are provided in Table 2. The shown estimates are based on WRSPIICE simulations using the MIT-LL SFQ5ee 10 kA/cm<sup>2</sup> process.

| Function             | Area (#JJs) | Latency (ps) |
|----------------------|-------------|--------------|
| <b>FA</b>            | 10          | 13           |
| <b>I<sub>s</sub></b> | 8           | 11           |
| <b>D</b>             | 2/JTL       | 5/JTL        |
| <b>LA</b>            | 6           | 8            |
| <b>C</b>             | 11          | 9            |

**Table 2.** Area and latency results for temporal operators implemented in the MIT-LL SFQ5ee 10 kA/cm<sup>2</sup> process and simulated with WRSPICE.

**[0072] Self-clocked Temporal RSFQ Circuits**

**[0073]** Clocking and synchronization are two of the concerns and limitations in the design process of an RSFQ design. The majority of RSFQ Boolean gates are sequential in nature. Hence, each gate in a Boolean RSFQ circuit needs to be synchronized with all other gates and the clock network. The complexity and overhead introduced by the clock network are far from negligible, primarily because an additional SPLITTER is required for each latched gate for clock fan-out. These additional SPLITTERS affect a design both in terms of area (3 JJs per element) and speed (each SPLITTER introduces a delay on the order of a single JTL), while they also contribute to a higher static and dynamic current.

**[0074]** Moreover, device variations can promote disproportionate clock timing skews, which can critically affect the functionality of a Boolean RSFQ design; all pulses between a gate and each of its fan-in gates must arrive in the same clock cycle (as defined by the clock network). To mitigate these issues, advanced path-balancing techniques and customized RSFQ logic synthesis tools are needed.

**[0075]** In the superconducting temporal logic described herein, many of these concerns are naturally alleviated as FIRSTARRIVAL, INHIBIT, and DELAY, which form the minimal functionally complete operator set, are asynchronous – the “clock” signal of the latching building blocks used for their realization has been repurposed, as described in Section 4.1. However, in some cases, such as COINCIDENCE, the use of a synchronous gate/block makes sense. To avoid costly clock trees and the clock skew problems that come with them, a data-driven self-timing scheme is described herein.

**[0076]** In a data-driven self-timed (DDST) system, timing information is carried by data. In one embodiment, data are carried by complementary signals, generated by using complementary D flip-flops; two parallel lines are required for each bit. The clock signal is generated by a logical

OR function between these lines. Because each functional block is now locally clocked, there is no need for a global clock network. Therefore, the system becomes more robust to process variations and has better control over clock timing. Besides its advantages, this embodiment, may have a high cost; the method may introduce a significant overhead for routing as well as additional circuitry for generating complementary signals for each logic gate.

[0077] Figure 4 describes an example data-driven self-timing (DDST) scheme. The clock signal can be locally generated from input data at each gate. If no input pulse arrives, it is safe to assume the operator is idle, and thus no clock pulse is required.

[0078] In one embodiment, the DDST method shown in Figure 4 targets temporal rather than binary systems and is able to provide similar benefits at a much lower “price”. In contrast to Boolean logic, where for example a NOT gate has to be clocked even in the absence of an incoming pulse, when processing in the temporal domain, an operator can be safely considered idle for the time steps that no input pulse arrives. Thus, complementary data are no longer required. This characteristic of temporal codes significantly simplifies the implementation of our DDST approach, reduces its area overhead, while still allowing one to have the desired fine-grained timing control.

[0079] Resetting: Given the absence of an independent clock and the stateful nature of RSFQ operators, resetting must also be rethought. For example, an RSFQ INVERTER, which implements INHIBT, may not return to its initial state until a pulse arrives to its clock port, while a C-element, used as a LASTARRIVAL gate, may not reset until both its inputs arrive. One possible solution is to add an additional reset signal to **I<sub>s</sub>** and **LA** gates, merged with their input data signals; as can be seen in Figure 3, the rest of the temporal operators return to their initial state without the need for external signals. This additional signal allows the immediate reset of such a gate but it comes with additional circuitry too. For example, the MERGER that has to be used in the case of INHIBIT may cost at least 5 JJs, while the overhead in the case of a LASTARRIVAL gate may be much higher as the reset signal must be forwarded to the input ports that have not received a data pulse yet.

[0080] In one embodiment, when such a reset signal is used, the target gate may return to its initial state; however, in many cases an output pulse is generated too. This output pulse propagates through the circuit in a downstream fashion and may affect the state of other subsequent gates. So, resetting a deep temporal circuit may have to be done sequentially – one stage of gates at a time.

[0081] To avoid the interference of data pulses that relate to the actual computation with the ones generated by resetting, a spacer period may also be utilized. Figure 5 illustrates this scenario for a plain LASTARRIVAL gate. Once the “compute” period ends, a reset pulse is sent to its input port *b*. Any output pulse observed until the next compute period starts should be ignored. If the LASTARRIVAL gate is connected to other gates, the generated output pulse may also affect their state even if they have already been cleared. So, resetting in that case must happen step-by-step and the duration of the spacer period will have to be adjusted accordingly.

[0082] An alternative method that may be relied upon for resetting is to adjust the amount of applied bias current; setting the applied bias current to zero will release the stored flux quanta and return the gates to their initial states. This solution does not require additional hardware and comes without the concerns related to the propagation of reset-generated pulse. However, it is still not “free.” Choosing between these two options depends on the structure of the constructed circuit, possible resource constraints, and the corresponding delay associated with each of these methods.

### [0083] Evaluation

[0084] In the previous sections, a framework for understanding the proposed RSFQ-based temporal computing paradigm at the logic, primitive gate, and device-levels has been presented. We may now leverage this understanding to functionally validate our design methodology through a number of accelerator designs. For the timing and functional validation of the developed circuits, we first identify timing constraints that affect the design flow and then provide

corresponding SPICE-level simulation results. Finally, we compare their performance against their CMOS counterparts, showing more than an order of magnitude improvements.

**[0085]** Experimental setup: Analysis is performed based on the open-source WRSPICE circuit simulator using the MIT-LL SFQ5ee 10 kA/cm<sup>2</sup> process. For these designs' interconnections, JTLs along with SPLITTERs (s) and MERGERs (m) were used.

**[0086] Timing Analysis**

**[0087]** Computing based on temporal relationships is in many cases naturally immune to noise as the final outcome often depends on the interval or the order in which events occur and not precise arrival times. Under conventional binary encoding, an early or late pulse translates to a bit-flip and its effect on the computation's accuracy depends on the bit's position. Under delay representation though, a time-skewed pulse may or may not affect the encoded value – in reality, an interval rather than a specific time is used to represent a value – and that may not even change the rank order of the occurring events.

**[0088]** To ensure the robustness of the designs described herein, one should not rely solely on the properties of the encoding and temporal logic. Understanding the various timing constraints is important for reasoning about the circuits' behavior and developing a systematic way for the design of temporal RSFQ accelerators. To address this concern, in the following, we first introduce the required terminology for our timing analysis and then proceed with the description of the timing constraints of temporal circuits and the quantification of our primitives' robustness to the timing skew of pulses.

**[0089]** Figure 6 provides an illustration of the main timing relationships between pulses in the described architecture. In one embodiment, Figure 6 supports Figure 4, where the delay element (+ $\delta$ ) introduced after the merger (m) stretches the input window.

**[0090]** Data-to-data ( $t_{D2D}$ ) window represents the time difference between two input data signals. Clock to Q ( $t_{C2Q}$ ) denotes the delay between clock signal arrival and the occurrence of the output event. The propagation delays of the SPLITTER and MERGER are shown as  $t_s$  and  $t_m$ ,

respectively. Finally,  $t_{su}$  represents the setup time, which denotes the minimum amount of time required between the arrival of data and clock signals, while  $t_c$  is the time window where input pulses are forbidden to arrive.

[0091] To avoid setup time violations,  $t_{D2D}$  has to be less than  $t_m - t_{su}$  if the two input pulses represent the same value. To increase this time window, delay elements can be added after the MERGER. In the case where two input pulses represent two consecutive values (e.g.  $din0 = 2$  and  $din1 = 3$ ),  $t_{D2D}$  has to be greater than  $t_m + t_c$ . If  $t_{D2D}$  is smaller than  $t_m + t_c$ , either the second input pulse will get “lost” (timing violation) or both pulses will be considered to represent the same value (e.g.  $din0 = 2$  and  $din1 = 2$ ), which is incorrect.

[0092] Stretching the “valid” data time window of a cycle is possible with the use of additional JTLs; e.g., if we want the “valid” data time window of a cycle to go from 10 ps to 20 ps, four rather than two JTLs have to be used for the realization of  $D1\phi$ . In one embodiment, this change comes at the cost of area (more JTLs mean more JJs) and performance (each cycle will last longer); but, it results in a much smaller chance of a pulse getting lost in a synchronous component due to imprecision associated with variability or noise. To better understand and quantify the tolerance of our designs to time skew, we perform a number of detailed SPICE-level simulations. These simulations allow us to analyze the sensitivity of temporal gates to pulses under various  $t_{D2D}$  s.

[0093] As expected, imprecise pulses do not affect the correct operation of **FA**, **D**, and **LA**, which are implemented with MERGE, JTL, and C-element components; all of these circuits are by nature clockless. The case of INHIBIT is of particular interest though as although its clock signal has been repurposed, still the timing constraints described earlier apply.

[0094] Figure 7 illustrates timing analysis for an INHIBIT gate and provides simulation results of this case –  $\psi I_s\phi$  – for various  $t_{D2D}$  s: -5, 0, and 2 ps. As can be seen, if  $\psi$  arrives 5 ps before  $\phi$ , the output of the INHIBIT gate remains “0” (the correct value), while an output spike gets

produced for  $t_{D2D} > -5$  ps. So, if two input pulses representing two different values are always more than 5ps apart, INHIBIT is guaranteed to work as expected. However, if two variables have the same value,  $D1x$  has to be greater than 5 ps and the data input pulse  $\phi$  may need to be delayed – so it will appear towards the end of the assigned interval – in order to avoid the occurrence of an undesired output pulse.

**[0095]** For the verification of more complex designs under timing uncertainty, the formalism introduced earlier may be used. Besides model checking, with the help of the proposed function  $E(s,t)$  events occurrences can be translated to numbers and incorporated into an interval analysis. Such an analysis is beyond the scope of this disclosure; however, we foresee its potential for the reasoning of superconducting temporal designs in noisy settings, where understanding (and quantifying) how timing skews add up may be critical for the correct behavior and efficiency of the system.

**[0096] Proof-of-Concept**

**[0097]** As a proof-of-concept, we design and simulate temporal RSFQ accelerators for (a) DNA sequencing, (b) decision trees, and (c) arbitrary function tables. “Race” decision trees are an interesting application. Race trees demonstrate the utility of temporal logic to classification problems. For the realization of their decoders the use of a NOT gate is required; NOT is not one of temporal logic’s primitives and its functionality in the temporal domain is different than in Boolean logic. Finally, in contrast to these two designs that are *purely* asynchronous, for the implementation of the circuit realizing an arbitrary function table the use of both synchronous and asynchronous components is needed, providing a great opportunity to showcase the effectiveness of our data-driven self-timing scheme.

**[0098] Needleman-Wunsch Sequence Alignment**

**[0099]** Needleman and Wunsch’s algorithm was one of the first applications of dynamic programming to compare biological sequences. The algorithm assigns a score to every possible alignment and its purpose is to find all possible alignments having the highest score. In more

detail, the main idea behind this algorithm is that initially a 2D grid will be constructed out of two arbitrary strings  $P$  and  $Q$  – Figure 8 (i) – and then, for each individual pair of letters a score will be chosen; each operation – deletion, insertion, match – is associated with a different directed edge, where each edge can have its own score/weight.

**[00100]** In the algorithm's temporal realization, each score associates to a delay. Hence, the total time required for a single “pulse” to propagate from the array's input to the output reveals the desired similarity score. The architecture of this circuit can be generally thought of as a systolic array, where each cell is implemented in RSFQ, as shown in Figure 8 (iii); Figure 8 (ii) shows its CMOS implementation. The penalties for deletion, insertion, and match are in the shown example set to 1.

**[00101]** In contrast to the synchronous CMOS case, where the similarity score is incremented by one as the first arriving pulse goes through a flip-flop, in the described asynchronous RSFQ implementation,  $D_{1x}$  matches the propagation delay of each unit cell. Thus, every time a pulse goes through a unit cell the score will increment by one. To control the propagation of a pulse across the diagonal, which should happen only when a match occurs, a JJ is used. The switching operation is performed by changing the value of the bias current applied to the JJ; if the current is too low, an incoming RSFQ pulse cannot cause the JJ to fire, which allows for the CMOS control of the circuit.

**[00102]** Figure 9 illustrates shortest path and simulation results for a 3x3 DNA sequence alignment problem. Panel (i):  $P = \text{ACT}$  and  $Q = \text{ACT}$ . Panel (ii):  $P = \text{ACT}$  and  $Q = \text{GAT}$ . In Panel (i),  $P = \text{ACT}$  and  $Q = \text{ACT}$  are compared. Considering that the two strings perfectly match, the shortest path from the grid's input to output cell will be across its diagonal – consisting of four unit cells – and results in a delay of 153 ps. In Panel (ii), where the strings  $P = \text{ACT}$  and  $Q = \text{GAT}$  are compared, the propagation delay of a pulse across the grid is 192 ps; the shortest path now consists of five rather than four unit cells. These results match our expectations; in our

experiments, the penalties for deletion, insertion, and match are set to 1 and correspond to a 38 ps delay – equal to the propagation delay of each unit cell.

**[00103]** Figure 10 illustrates: Panel (i): schematic of an RSFQ MERGE element realizing a stateless FIRSTARRIVAL gate. Panel (ii): WRSPIICE simulation results. In some cases, where race logic constraints can be safely relaxed, superconducting hardware can also provide a trade- off space that enables optimization for select parameters, such as area, latency, power consumption, and complexity (which can play a role in the susceptibility of the circuit to variability). One example of this can be employed in the sequencing accelerator, in which a stateless FIRSTARRIVAL gate – composed of just a MERGER, as depicted in Figure 10 – may be used as an alternative to the stateful version presented above. The outcome is an accelerator with fewer JJs (28 rather than 36 JJs are now required per unit cell) and a 14% lower latency. Corresponding simulation results for the two example cases discussed above are shown in Figure 10.

**[00104]** More performance results and a comparison between RSFQ sequencing accelerators and their CMOS counterparts can be found in Table 3.

| Strings Length | CMOS Latency    | RSFQ Latency w/ stateful FAs | Improv. w/ stateful FAs | RSFQ Latency w/ stateless FAs | Improv. w/ stateless FAs |
|----------------|-----------------|------------------------------|-------------------------|-------------------------------|--------------------------|
| 40             | 50 ns - 100 ns  | 1.6 ns - 3.1 ns              | ~32×                    | 1.4 ns - 2.7 ns               | ~37×                     |
| 60             | 75 ns - 150 ns  | 2.3 ns - 4.6 ns              | ~32×                    | 2 ns - 4 ns                   | ~37×                     |
| 80             | 100 ns - 200 ns | 3.1 ns - 6.2 ns              | ~32×                    | 2.7 ns - 5.4 ns               | ~37×                     |

**Table 3.** Estimated (best and worst) latency results for DNA sequencing accelerator in both CMOS (0.5 $\mu$ m) and RSFQ.

**[00105]** It should be noted that while replacing one or more of the basic temporal RSFQ primitives with simpler ones may in some cases be appealing, it is not always safe. For example, when using a plain MERGER as a FIRSTARRIVAL gate, more than one output pulses may be generated, which violates race logic's constraint for the existence of at most one pulse per "wire". In the case of the sequencing accelerator, this "relaxation" does not cause any malfunction. However, if, for example, COINCIDENCE or INHIBIT gates followed a MERGE-based FIRSTARRIVAL gate then the possibility of an error exists; the first spike coming out of a FIRSTARRIVAL or a

DELAY gate is always valid, this is not the case though for all gates. To verify whether such a replacement is safe or not the formalism introduced in Section 3.2 can be used.

[00106] Figure 11 illustrates simulation results for a stateless implementation of the sequencing accelerator depicted in Figures 8 and 9. Panel (i):  $P = \text{ACT}$  and  $Q = \text{ACT}$ . Panel (ii):  $P = \text{ACT}$  and  $Q = \text{GAT}$ .

#### [00107] Race Trees

[00108] Figure 12 illustrates: Panel (i): a decision tree with three nodes. Panel (ii): temporal RSFQ implementation of that tree. In a variety of embodiments, an ensemble of decision trees can be implemented in race logic. In the case of Race Trees, each tree node can be considered an independent temporal threshold function and be realized with a single INHIBIT operator.

[00109] Figure 12 (ii) shows the RSFQ equivalent of a CMOS implementation provided herein – realizing the decision tree shown in Figure 12 (i). For the design of the “label” decoder, the use of a NOT gate is required. In contrast to Boolean logic though, NOT is not a primitive temporal operator. For its construction, we use INHIBIT and an upper bound reference signal  $t_{ub}$ , which denotes the end of a specific time interval of interest (directly related to the inputs resolution in this case). Hence, NOT will fire at  $t = t_{ub}$  if and only if the gate has received no input spikes from time reference 0 until that moment.

[00110] Figure 13 illustrates: Panel (i): WRSPICE simulation results for  $x = 2$ ,  $y = 3$ , and  $t_{ub} = 5$ . Panel (ii): WRSPICE simulation results for  $x = 4$ ,  $y = 1$ , and  $t_{ub} = 5$ .

[00111] WRSPICE simulation results are provided in Figure 13. In the first case, inputs  $x$  and  $y$  are equal to 2 and 3, while in the second one,  $x$  and  $y$  are set to 4 and 1. Moreover, the upper bound reference signal  $t_{ub}$  is set to 5 and **D1x** corresponds to a 25 ps delay. Associating a smaller delay with **D1x** may be possible. As expected, the final outcome is Label *B* for the former and Label *C* for the latter. The total latency is 150 ps and the design consists of 166 JJs.

[00112] More performance results and a comparison with its CMOS counterpart can be found in Table 4.

| # Trees | Depth | Inp. res. | CMOS Latency | RSFQ Latency | Improvement |
|---------|-------|-----------|--------------|--------------|-------------|
| 1       | 6     | 4 bits    | 17 ns        | 0.464 ns     | 37×         |
| 1       | 6     | 8 bits    | 257 ns       | 6.464 ns     | 40×         |
| 1       | 8     | 4 bits    | 17 ns        | 0.490 ns     | 35×         |
| 1       | 8     | 8 bits    | 257 ns       | 6.490 ns     | 40×         |

**Table 4.** Estimated latency results for hardwired Race Trees in both CMOS ( $f = 1$  GHz) and RSFQ ( $D1x = 25$  ps).

**[00113] Arbitrary Function Table**

**[00114]** The feedforward temporal network previously described is implemented below. Figure 14 (i) provides the specification of the example feedforward temporal network. Considering that the function has three input variables and given the limited fan-in of the basic operators, the main building block  $C_3$  (shown in Figure 14 (ii)) of the architecture (shown in Figure 14 (iii)) will consist of two 2-ary COINCIDENCE gates; in contrast to the original design, where COINCIDENCE consists of LASTAR- RIVAL, FIRSTARRIVAL, INHIBIT, and DELAY gates, we opt for the AND gate-based implementation described in Section 4.1.

**[00115]** For its clocking, apply the data-driven self-timing scheme proposed in Section 4.2 may be applied. To successfully handle time-skewed inputs a delay  $\delta = 10$  ps is introduced after each MERGER. A delay element  $\delta'$  is also used to balance the delays of the two parallel paths that feed the second COINCIDENCE gate.

**[00116]** Simulation results can be found in Figure 14 (iv). In the simulation,  $D1x$  is set to 50 ps and the inputs provided are  $a = 0$ ,  $b = 1$ , and  $c = 2$ . As expected, a spike will appear at the output of the upper block  $m_0$ , colored in red, at  $t = 209$  ps and will go through the succeeding 3-input FIRSTARRIVAL gate (stateless rather than stateful FIRSTARRIVAL gates are used again); the propagation delay of  $C_3$  is 60 ps, so if we subtract that from the total delay we will end up with 149 ps of delay which corresponds to the desired value 3. No spikes will come out of the other

two “blocks”, colored in blue and green, corresponding to two bottom entries of the function table. The circuit design consists of 565 JJs and its latency is 219 ps.

**[00117]** As described, with respect to Figure 14: Panel (i): specification of an example function table. Panel (ii): Block diagram of a self-timed 3-input CoINCIDENCE gate. Panel (iii): Block diagram showing the accelerator’s architecture. Panel (iv): WRSPIICE simulation results for  $a = 0$ ,  $b = 1$ , and  $c = 2$ .

**[00118]** The following example circuits are described with respect to Figures 15-21. Presented are example circuit designs of multiple race logic element primitives and example accelerators/circuit designs built using those primitives. The list of the new circuits realizing the race logic primitives are: RSFQ circuit design for the First Arrival Primitive, RSFQ circuit design for the Last Arrival Primitive, RSFQ circuit design for Inhibit Primitive (non-strict), and RSFQ circuit design of Inhibit primitive (strict). Next, three example accelerator/larger logic block blocks are built using the above primitives, namely: RSFQ circuit design for 3 x 3 DNA accelerator array, RSFQ circuit design for Race Tree, and RSFQ circuit design for Delay Function Table.

**[00119]** Detailed descriptions of these new design inventions are provided next. The circuits built may be derived from the SUNY RSFQ primitives merely as an example. In various embodiments, the circuits may be implemented to realize the race logic functionality with the following new capabilities: the proposed design has reset capability; and asynchronous execution by using synchronous clock signal as one of the data input signal of the race logic primitive (ex. Inhibit race logic primitive is realized/implemented using synchronous inverter design).

**[00120]** Figures 15-21 illustrate example circuit implementations, according to one embodiment. It should be noted that the design and description corresponding to Figures 15-21 are not the same (e.g., they are other designs of the same primitives) as the ones previously mentioned, such as those in paragraph 66 with respect to Figure 2 and in paragraph 100 with respect to Figure 8

[00121] Figure 15 illustrates an example first arrival gate. The first Arrival gate shown in Figure 15 is built in the same manner as a synchronous OR gate in RSFQ built for Boolean logic with two DC Squids connected in parallel to each other to enable the flow of flux through either of them when there is an input pulse on either one of these squids.

[00122] The conventional OR gate in RSFQ holds the state of the flux until the clock signal arrives and generates a pulse after that. In our design, another extra input signal is added called “Reset” as shown in the Figure 1 which can also activate/reset the state of the flux stored in this gate in the similar fashion as the clock pulse signal. This signal is necessary to reset the first arrival gate in the race logic circuit operations otherwise the first arrival gate will hold the past signal more than the valid computation time.

[00123] Figure 16 illustrates an example Last Arrival Gate using RSFQ. Figure 16 shows an example circuit design of the second Race logic primitive called Last Arrival gate. This primitive may be realized as an asynchronous gate and used as a C-element in Boolean logic circuits and does not have a clock signal. In the proposed design, two reset signals to reset the state of the circuit is introduced. This way, we can reset this asynchronous gate primitive during the spacer period of the race logic circuit execution.

[00124] Figure 17 illustrates an example Inhibit (strict) Gate using RSFQ. The strict inhibit primitive in race logic has the functionality of inhibiting a one input signal using the second signal. In this invention, this functionality is implemented using a boolean inverter gate built in RSFQ by adding extra delay to allow for the proper inhibition of the signal of interest. Another aspect of this disclosure is that, the clock signal of the inverter may be used as the data/input signal, which is the inhibiting signal.

[00125] Figure 18 illustrates an example Inhibit (non-strict) Gate using RSFQ. Figure 18 shows an example inhibit (non-strict) race logic primitive implemented as a RSFQ gate. This gate is an extension of the inhibit circuit but implementing the non-strict behavior of the inhibit primitive. The embodiment in this circuit focuses on implementing a new gate in RSFQ circuit

which, realizes the non-strict behavior. This is the first time this non-strict inhibit gate has been implemented in RSFQ.

**[00126]** Figure 19 illustrates an example 3x3 array of DNA Accelerator using RSFQ. Here is demonstrated an RSFQ implementation of Needleman and Wunsch's DNA sequence algorithm with our superconducting temporal logic. The architecture of this circuit can be generally be thought of as a systolic array, where each cell is implemented using various delay elements and merge and forks. Rather than using costly synchronous components for the implementation of our circuit we opt again for asynchronous ones. A MERGE gate functions as a "tying together" of two superconducting input lines.

**[00127]** Whichever input arrives first passes through the MERGE gate and presents itself at the output. This functions as first arrival selection but with a slight modification. Not only does the first pulse pass through, but so do the second and following pulses. If both pulses arrive at the same time, one of the pulses gets swallowed and only a single pulse is propagated. This allows for the detection of not just the first-arrival but the k-first- arrivals. It should be noted that the multiplexing operation for the diagonal signals is performed by changing the value of the current in the first branch of the Josephson Transmission Line (JTL). If the current is too low, an incoming RSFQ pulse will not cause the JTL to fire, which allows for CMOS control of the MUX circuit. The 3x3 array built to implement this accelerator in RSFQ is shown in Figure 5. Any circuits of size nxn array are contemplated herein.

**[00128]** Figure 20 illustrates an example Race Tree using RSFQ. Flat Trees are the decision trees, where each tree node is considered an independent temporal threshold function and it can be realized with a single INHIBIT operator. Processing in that case happens in a parallel way and each path from the tree root to a leaf corresponds to a unique conjunction of these attribute tests.

**[00129]** The RSFQ implementation of the race tree circuit is shown in Figure 6. This circuit is the implementation of the circuit shown in Figure 14, which is built using seven inhibit gates and four Last Arrival gates.

[00130] Figure 21 illustrates an example Function Table using RSFQ. In one embodiment, the function table introduced in the concept of space-time algebra is implemented as a RSFQ circuit as shown in Figure 7. The function table consists of two input signals and one output signal. The functionality defined by the table is dictated by the order of arrival of the input signals.

[00131] Depending on the order and delay of the signal arrival, the output pulse is generated at a certain delay. In one embodiment, the circuit was built using the asynchronous design of the logic using synchronous RSFQ AND gates. The clock signals of the synchronous RSFQ AND gate may be clocked using the DDST scheme proposed in this disclosure using merge and fork circuits.

#### [00132] References

- Y. Ando, R. Sato, M. Tanaka, K. Takagi, N. Takagi, and A. Fujimaki. 2016. Design and Demonstration of an 8-bit Bit-Serial RSFQ Microprocessor: CORE e4. *IEEE Transactions on Applied Superconductivity* 26, 5 (Aug 2016), 1–5.  
<https://doi.org/10.1109/TASC.2016.2565609>
- D. A. Buck. 1956. The Cryotron-A Superconductive Computer Component. *Proceedings of the IRE* 44, 4 (April 1956), 482–493.  
<https://doi.org/10.1109/JRPROC.1956.274927>
- Ruizhe Cai, Ao Ren, Olivia Chen, Ning Liu, Caiwen Ding, Xuehai Qian, Jie Han, Wenhui Luo, Nobuyuki Yoshikawa, and Yanzhi Wang. 2019. A Stochastic-computing Based Deep Learning Framework
- Using Adiabatic Quantum-flux-parametron Superconducting Technology. In *Proceedings of the 46th International Symposium on Computer Architecture (ISCA '19)*. ACM, New York, NY, USA, 567–578.  
<https://doi.org/10.1145/3307650.3322270>
- W. Chen, A. V. Rylyakov, V. Patel, J. E. Lukens, and K. K. Likharev. 1999. Rapid single flux quantum T-flip flop operating up to 770 GHz. *IEEE Transactions on Applied Superconductivity* 9, 2 (June 1999), 3212–3215.  
<https://doi.org/10.1109/77.783712>
- Alessandro Cimatti, Marco Roveri, and Daniel Sheridan. 2004. Bounded Verification of Past LTL. In *Formal Methods in Computer-Aided Design*, Alan J. Hu and Andrew K. Martin (Eds.). Springer Berlin Heidelberg, Berlin,

Heidelberg, 245–259.

- Z. J. Deng, N. Yoshikawa, S. R. Whiteley, and T. Van Duzer. 1997. Data- driven self-timed RSFQ digital integrated circuit and system. *IEEE Transactions on Applied Superconductivity* 7, 2 (June 1997), 3634–3637.  
<https://doi.org/10.1109/77.622205>
- M. Dorojevets, P. Bunyk, and D. Zinoviev. 2001. FLUX chip: design of a 20-GHz 16-bit ultrapipelined RSFQ processor prototype based on 1.75- $\mu\text{m}$  LTS technology. *IEEE Transactions on Applied Superconductivity* 11, 1 (March 2001), 326–332. <https://doi.org/10.1109/77.919349>
- Eby G. Friedman. 1997. *High Performance Clock Distribution Networks*. Springer US, Boston, MA, 1–4. [https://doi.org/10.1007/978-1-4684-8440-3\\_1](https://doi.org/10.1007/978-1-4684-8440-3_1)
- Dov Gabbay. 1989. The declarative past and imperative future. In *Temporal Logic in Specification*, B. Banerjee, H. Barringer, and A. Pnueli (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 409–448.
- Kris Gaj, Eby G. Friedman, and Marc J. Feldman. 1997. Timing of Multi-Gigahertz Rapid Single Flux Quantum Digital Circuits. *Journal of VLSI signal processing systems for signal, image and video technology* 16, 2 (01 Jun 1997), 247–276. <https://doi.org/10.1023/A:1007903527533>
- D. S. Holmes, A. M. Kadin, and M. W. Johnson. 2015. Superconducting Computing in Large-Scale Hybrid Systems. *Computer* 48, 12 (Dec 2015), 34–42. <https://doi.org/10.1109/MC.2015.375>
- D. S. Holmes, A. L. Ripple, and M. A. Manheimer. 2013. Energy-Efficient Superconducting Computing-Power Budgets and Requirements. *IEEE Transactions on Applied Superconductivity* 23, 3 (June 2013), 1701610–1701610. <https://doi.org/10.1109/TASC.2013.2244634>
- Whiteley Research Incorporated. 2019. *WRspice reference manual*. Technical Report. <http://www.wrcad.com/manual/wrsmanual.pdf>
- H. Kamerlingh Onnes. 1911. The resistance of pure mercury at helium temperatures. *Commun. Phys. Lab. Univ. Leiden*, b 120 (1911).
- Hans Kamp. 1968. *Tense Logic and the Theory of Linear Order*. Ph.D. Dissertation. Ucla.
- N. K. Katam, J. Kawa, and M. Pedram. 2019. Challenges and the status of superconducting single flux quantum technology. In *2019 Design, Automation Test in Europe Conference Exhibition (DATE)*, 1781–1787.

<https://doi.org/10.23919/DATE.2019.8747356>

- Konstantin K. Likharev. 2012. Superconductor digital electronics. *Physica C: Superconductivity and its Applications* 482 (2012), 6 – 18.  
<https://doi.org/10.1016/j.physc.2012.05.016> 2011 Centennial superconductivity conference - EUCAS-ISEC-ICMC.
- K. K. Likharev and V. K. Semenov. 1991. RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems. *IEEE Transactions on Applied Superconductivity* 1, 1 (March 1991), 3–28. <https://doi.org/10.1109/77.80745>
- Advait Madhavan, Timothy Sherwood, and Dmitri Strukov. 2014. Race Logic: A Hardware Acceleration for Dynamic Programming Algorithms. *SIGARCH Comput. Archit. News* 42, 3 (June 2014), 517–528.  
<https://doi.org/10.1145/2678373.2665747>
- A. Madhavan, T. Sherwood, and D. Strukov. 2017. A 4-mm<sup>2</sup> 180-nm-CMOS 15-Giga-cell-updates-per-second DNA sequence alignment engine based on asynchronous race conditions. In *2017 IEEE Custom Integrated Circuits Conference (CICC)*. 1–4. <https://doi.org/10.1109/CICC.2017.7993630>
- R. Manohar. 2015. Comparing Stochastic and Deterministic Computing. *IEEE Computer Architecture Letters* 14, 2 (July 2015), 119–122.  
<https://doi.org/10.1109/LCA.2015.2412553>
- O. A. Mukhanov, S. V. Rylov, V. K. Semenov, and S. V. Vyshenskii. 1989. RSFQ logic arithmetic. *IEEE Transactions on Magnetics* 25, 2 (March 1989), 857–860.  
<https://doi.org/10.1109/20.92421>
- M. H. Najafi, D. J. Lilja, M. D. Riedel, and K. Bazargan. 2018. Low-Cost Sorting Network Circuits Using Unary Processing. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 26, 8 (Aug 2018), 1471–1480.  
<https://doi.org/10.1109/TVLSI.2018.2822300>
- P. Russer. 1971. General energy relations for Josephson junctions. *Proc. IEEE* 59, 2 (Feb 1971), 282–283. <https://doi.org/10.1109/PROC.1971.8133>
- James E. Smith. 2018. Space-Time Algebra: A Model for Neocortical Computation. In *Proceedings of the 45th Annual International Symposium on Computer Architecture (ISCA '18)*. IEEE Press, 289–300. <https://doi.org/10.1109/ISCA.2018.00033>
- James E. Smith. 2019. (Newtonian) Space-Time Algebra. arXiv:cs.LO/2001.04242

- Igor I Soloviev, Nikolay V Klenov, Sergey V Bakurskiy, Mikhail Yu Kupriyanov, Alexander L Gudkov, and Anatoli S Sidorenko. 2017. Beyond Moore's technologies: operation principles of a superconductor alternative. *Beilstein Journal of Nanotechnology* 8 (Dec 2017), 2689–2710. <https://doi.org/10.3762/bjnano.8.269>
- M. Tanaka, R. Sato, Y. Hatanaka, and A. Fujimaki. 2016. High-Density Shift-Register-Based Rapid Single-Flux-Quantum Memory System for Bit-Serial Microprocessors. *IEEE Transactions on Applied Superconductivity* 26, 5 (Aug 2016), 1–5. <https://doi.org/10.1109/TASC.2016.2555905>
- G. Tang, P. Qu, X. Ye, and D. Fan. 2018. Logic Design of a 16-bit Bit-Slice Arithmetic Logic Unit for 32-/64-bit RSFQ Microprocessors. *IEEE Transactions on Applied Superconductivity* 28, 4 (June 2018), 1–5. <https://doi.org/10.1109/TASC.2018.2799994>
- G. Tang, K. Takata, M. Tanaka, A. Fujimaki, K. Takagi, and N. Takagi. 2016. 4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ Microprocessors. *IEEE Transactions on Applied Superconductivity* 26, 1 (Jan 2016), 1–6. <https://doi.org/10.1109/TASC.2015.2507125>
- Swamit S. Tannu, Poulami Das, Michael L. Lewis, Robert Krick, Douglas M. Carmean, and Moinuddin K. Qureshi. 2019. A Case for Superconducting Accelerators. In *Proceedings of the 16th ACM International Conference on Computing Frontiers (CF '19)*. ACM, New York, NY, USA, 67–75. <https://doi.org/10.1145/3310273.3321561>
- Sergey K Tolpygo. 2016. Superconductor digital electronics: Scalability and energy efficiency issues. *Low Temperature Physics* 42, 5 (2016), 361–379.
- Georgios Tzimpragos, Advait Madhavan, Dilip Vasudevan, Dmitri Strukov, and Timothy Sherwood. 2019. Boosted Race Trees for Low Energy Classification. In *Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '19)*. Association for Computing Machinery, New York, NY, USA, 215–228. <https://doi.org/10.1145/3297858.3304036>
- Y. Yamanashi, M. Tanaka, A. Akimoto, H. Park, Y. Kamiya, N. Irie, N. Yoshikawa, A. Fujimaki, H. Terai, and Y. Hashimoto. 2007. Design and Implementation of a Pipelined Bit-Serial SFQ Microprocessor, CORE1 $\beta$ . *IEEE Transactions on Applied Superconductivity* 17, 2 (June 2007), 474–477. <https://doi.org/10.1109/TASC.2007.898606>

**CLAIMS**

What is claimed is:

1. A primitive race-logic temporal operator, comprising superconducting logic single flux quantum (SFQ) cells.
2. The temporal operator of claim 1, wherein the temporal operator is a FIRSTARRIVAL operator.
3. The temporal operator of claim 2, wherein the FIRSTARRIVAL operator comprises a merge element.
4. The temporal operator of claim 3, wherein the FIRSTARRIVAL operator further comprises a D flip-flop element
5. The temporal operator of claim 1, wherein the temporal operator is a STRICTINHIBIT operator.
6. The temporal operator of claim 5, wherein the STRICTINHIBIT operator comprises an inverter element.
7. The temporal operator of claim 1, wherein the temporal operator is a DELAY operator.
8. The temporal operator of claim 7, wherein the DELAY operator comprises a constant addition element.
9. The temporal operator of claim 1, wherein the temporal operator is a LASTARRIVAL operator.
10. The temporal operator of claim 9, wherein the LASTARRIVAL operator comprises two Superconducting quantum interference devices (SQUIDs).
11. The temporal operator of claim 1, wherein the temporal operator is a COINCIDENCE operator.
12. The temporal operator of claim 11, wherein the COINCIDENCE operator comprises an SFQ AND gate.
13. The temporal operator of claim 1, wherein combining the temporal operator with another

temporal operator results in a self-timed superconducting accelerator architecture.

14. The temporal operator of claim 13, wherein operations of the accelerator architecture are performed with a reduced clock tree.

15. The temporal operator of claim 1, wherein the temporal operator is a FIRSTARRIVAL operator, further comprising an INHIBIT operator and a DELAY operator, and wherein the FIRSTARRIVAL, INHIBIT, and DELAY operators are asynchronous.

16. The temporal operator of claim 15, wherein the FIRSTARRIVAL, INHIBIT, and DELAY operators form a set of computational primitives that are functionally complete.

17. The temporal operator of claim 1, wherein the INHIBIT operator comprises a reset element.

18. The temporal operator of claim 1, wherein the superconducting logic SFQ cells are rapid single flux quantum (RSFQ) cells.

19. The temporal operator of claim 1, wherein the superconducting logic SFQ cells are Adiabatic Quantum Flux Parametron (AQFP) cells.

20. The temporal operator of claim 1, further comprising a data-driven self-timing (DDST) scheme, comprising clock signal generated at each gate and a delay element.




FIGURE 1







FIGURE 2



### FIGURE 3



**FIGURE 4**



**FIGURE 5**




FIGURE 6






FIGURE 7

**FIGURE 8****FIGURE 9**




FIGURE 10




FIGURE 11




FIGURE 12






FIGURE 13

**FIGURE 14**


9/15



~~CONFIDENTIAL~~  
~~CONFIDENTIAL~~


00000000

**FIGURE 15**




## FIGURE 16

11/15

**FIGURE 17**


12/15



circuit: inh\_restrict\_sym  
LBNL CS CAG group

04-04-19 11:00

**FIGURE 18**

**FIGURE 19**





FIGURE 20



circuit: function\_table\_new\_crisp  
LBNL CS CAG Group

10-29-19 02:51

**FIGURE 19**

# INTERNATIONAL SEARCH REPORT

International application No  
PCT/US2021/020695

A. CLASSIFICATION OF SUBJECT MATTER  
INV. G06N10/00 H03K19/195  
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
G06N H03K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EP0-Internal, WPI Data

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category* | Citation of document, with indication, where appropriate, of the relevant passages                                                                                                                                                                                                 | Relevant to claim No. |
|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|
| X         | YOSHIKAWA N ET AL: "DESIGN CONSIDERATIONS OF DATA-DRIVEN SELF-TIMED RSFQ ADDER CIRCUITS",<br>IEICE TRANSACTIONS ON ELECTRONICS,<br>INSTITUTE OF ELECTRONICS, TOKYO, JP,<br>vol. E81-C, no. 10,<br>1 October 1998 (1998-10-01), pages<br>1618-1626, XP000860770,<br>ISSN: 0916-8524 | 1-18,20               |
| Y         | abstract; figures 1a,1b,4a,4b,5,6,8,10<br>the whole document<br>-----<br>-/--                                                                                                                                                                                                      | 19                    |

☒ Further documents are listed in the continuation of Box C.

☒ See patent family annex.

\* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

13 July 2021

Date of mailing of the international search report

26/07/2021

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040,  
Fax: (+31-70) 340-3016

Authorized officer

Mesic, Maté

# INTERNATIONAL SEARCH REPORT

International application No  
PCT/US2021/020695

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

| Category* | Citation of document, with indication, where appropriate, of the relevant passages                                                                                                                                                                                                                                                                     | Relevant to claim No. |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|
| X         | KATAM NAVEEN KUMAR ET AL: "Challenges and the status of superconducting single flux quantum technology",<br>2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), EDAA,<br>25 March 2019 (2019-03-25), pages<br>1781-1787, XP033567437,<br>DOI: 10.23919/DATE.2019.8747356<br>[retrieved on 2019-06-26]<br>cited in the application | 1,7,8                 |
| Y         | abstract; figure 1<br>page 1782, right-hand column, paragraph<br>III                                                                                                                                                                                                                                                                                   | 19                    |
| X         | -----<br>YOSHIKAWA N ET AL: "A new design approach for RSFQ logic circuits based on the binary decision diagram",<br>IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, IEEE SERVICE CENTER,<br>LOS ALAMITOS, CA, US,<br>vol. 9, no. 2, 1 June 1999 (1999-06-01),<br>pages 3161-3164, XP011501984,<br>ISSN: 1051-8223, DOI: 10.1109/77.783700             | 1,11-14,<br>18        |
| A         | abstract; figures 2,3,4,7a,7b,8<br>page 3162 - page 3163                                                                                                                                                                                                                                                                                               | 20                    |
| X         | -----<br>US 5 598 105 A (KUROSAWA ITARU [JP] ET AL)<br>28 January 1997 (1997-01-28)                                                                                                                                                                                                                                                                    | 1-3,9,<br>10,18       |
| A         | abstract; figure 1a<br>column 1, line 9 - line 27<br>column 6, line 51 - line 65<br>column 7, line 24 - line 30<br>column 10, line 5 - line 12<br>-----                                                                                                                                                                                                | 15,16                 |

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2021/020695

| Patent document<br>cited in search report |   | Publication<br>date | Patent family<br>member(s) | Publication<br>date |
|-------------------------------------------|---|---------------------|----------------------------|---------------------|
| US 5598105                                | A | 28-01-1997          | JP 2688011 B2              | 08-12-1997          |
|                                           |   |                     | JP H08172352 A             | 02-07-1996          |
|                                           |   |                     | US 5598105 A               | 28-01-1997          |
| -----                                     |   |                     |                            |                     |