Title: COORDINATING CONTROL LOOPS FOR TEMPERATURE CONTROL

Abstract: In one example a controller comprises logic, at least partially including hardware logic, configured to define a control relationship between a first control loop associated with a first heat source and a second control loop associated with a second heat source and enforce the control relationship during throttling operations of the first heat source and the second heat source. Other examples may be described.

FIG. 1  
Electronic Device 152

Published: — with international search report (Art. 21(3))

Declarations under Rule 4.17:
— as to applicant’s entitlement to apply for and be granted a patent (Rule 4.17(H))
COORDINATING CONTROL LOOPS FOR TEMPERATURE CONTROL

BACKGROUND

The subject matter described herein relates generally to the field of electronic devices and more particularly to coordinating control loops for temperature control in electronic devices.

Electronic devices include multiple components that generate heat. The heat emitted by these components may be regulated or managed by separate control loops. For example, many electronic devices include charging circuitry and multiple heat-generating electronic components. A first control loop may manage operating parameters of the charging circuitry in response to thermal conditions and a second control loop may manage operations of electronic components. Accordingly techniques for coordinating control loops for temperature control may find utility, e.g., in electronic devices.

BRIEF DESCRIPTION OF THE DRAWINGS

The detailed description is described with reference to the accompanying figures.

Fig. 1 is a schematic illustration of an electronic device which may be adapted to coordinate control loops for temperature control in accordance with some examples.

Fig. 2 is a high-level schematic illustration of an exemplary architecture to coordinate control loops for temperature control in accordance with some examples.

Figs. 3A-3C are flowcharts illustrating operations in a method to coordinate control loops for temperature control in accordance with some examples.

Figs. 4-5 are graphs illustrating throttling operations in a method to coordinate control loops for temperature control in accordance with some examples.

Figs. 6-10 are schematic illustrations of electronic devices which may be adapted to implement control loops for temperature control in accordance with some examples.
DETAILED DESCRIPTION

Described herein are exemplary systems and methods to coordinate control loops for temperature control in electronic devices. In the following description, numerous specific details are set forth to provide a thorough understanding of various examples. However, it will be understood by those skilled in the art that the various examples may be practiced without the specific details. In other instances, well-known methods, procedures, components, and circuits have not been illustrated or described in detail so as not to obscure the particular examples.

As described above, it may be useful to coordinate control loops for temperature control in electronic devices such as computer systems, tablet computing devices, mobile phones, electronic readers, and the like. The subject matter described herein addresses these and other issues by providing a controller which comprises logic, at least partially including hardware logic, configured to define a control relationship between a first control loop associated with a first heat source and a second control loop associated with a second heat source and enforce the control relationship during throttling operations of the first heat source and the second heat source.

Fig. 1 is a schematic illustration of an electronic device 100 which may be adapted to coordinate control loops for temperature control in accordance with some examples. In various examples, electronic device 100 may include or be coupled to one or more accompanying input/output devices including a display, one or more speakers, a keyboard, one or more other I/O device(s), a mouse, a camera, or the like. Other exemplary I/O device(s) may include a touch screen, a voice-activated input device, a track ball, a geolocation device, an accelerometer/gyroscope, biometric feature input devices, and any other device that allows the electronic device 100 to receive input from a user.

The electronic device 100 includes system hardware 120 and memory 140, which may be implemented as random access memory and/or read-only memory. A file store may be communicatively coupled to electronic device 100. The file store may be internal to electronic device 100 such as, e.g., eMMC, SSD, one or more hard drives, or other types of storage devices. Alternatively, the file store may also be external to electronic device 100 such as, e.g., one or more external hard drives, network attached storage, or a separate storage network.

System hardware 120 may include one or more processors 122, graphics processors 124, network interfaces 126, and bus structures 128. In one embodiment, processor 122 may be embodied as an Intel® Atom™ processors, Intel® Atom™ based System-on-a-Chip (SOC) or
Intel ® Core2 Duo® or i3/i5/i7 series processor available from Intel Corporation, Santa Clara, California, USA. As used herein, the term "processor” means any type of computational element, such as but not limited to, a microprocessor, a microcontroller, a complex instruction set computing (CISC) microprocessor, a reduced instruction set (RISC) microprocessor, a very long instruction word (VLIW) microprocessor, or any other type of processor or processing circuit.

Graphics processor(s) 124 may function as adjunct processor that manages graphics and/or video operations. Graphics processor(s) 124 may be integrated onto the motherboard of electronic device 100 or may be coupled via an expansion slot on the motherboard or may be located on the same die or same package as the Processing Unit.

In one embodiment, network interface 126 could be a wired interface such as an Ethernet interface (see, e.g., Institute of Electrical and Electronics Engineers/IEEE 802.3-2002) or a wireless interface such as an IEEE 802.11a, b or g-compliant interface (see, e.g., IEEE Standard for IT-Telecommunications and information exchange between systems LAN/MAN—Part II: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications Amendment 4: Further Higher Data Rate Extension in the 2.4 GHz Band, 802.11G-2003). Another example of a wireless interface would be a general packet radio service (GPRS) interface (see, e.g., Guidelines on GPRS Handset Requirements, Global System for Mobile Communications/GSM Association, Ver. 3.0.1, December 2002).

Bus structures 128 connect various components of system hardware 128. In one embodiment, bus structures 128 may be one or more of several types of bus structure(s) including a memory bus, a peripheral bus or external bus, and/or a local bus using any variety of available bus architectures including, but not limited to, 11-bit bus, Industrial Standard Architecture (ISA), Micro-Channel Architecture (MSA), Extended ISA (EISA), Intelligent Drive Electronics (IDE), VESA Local Bus (VLB), Peripheral Component Interconnect (PCI), Universal Serial Bus (USB), Advanced Graphics Port (AGP), Personal Computer Memory Card International Association bus (PCMCIA), and Small Computer Systems Interface (SCSI), a High Speed Synchronous Serial Interface (HSI), a Serial Low-power Inter-chip Media Bus (SLIMbus®), or the like.

Electronic device 100 may include an RF transceiver 130 to transceive RF signals, a Near Field Communication (NFC) radio 134, and a signal processing module 132 to process signals received by RF transceiver 130. RF transceiver may implement a local wireless connection via a protocol such as, e.g., Bluetooth or 802.11X. IEEE 802.11a, b or g-compliant interface (see,
e.g., IEEE Standard for IT-Telecommunications and information exchange between systems
LAN/MAN-Part II: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY)
specifications Amendment 4: Further Higher Data Rate Extension in the 2.4 GHz Band,
802.11G-2003). Another example of a wireless interface would be a WCDMA, LTE, general
packet radio service (GPRS) interface (see, e.g., Guidelines on GPRS Handset Requirements,
Global System for Mobile Communications/GSM Association, Ver. 3.0.1, December 2002).

Electronic device 100 may further include one or more input/output interfaces such as, e.g.,
a keypad 136 and a display 138. In some examples electronic device 100 may not have a keypad
and use the touch panel for input.

Memory 140 may include an operating system 142 for managing operations of electronic
device 100. In one embodiment, operating system 142 includes a hardware interface module 154
that provides an interface to system hardware 120. In addition, operating system 140 may
include a file system 150 that manages files used in the operation of electronic device 100 and a
process control subsystem 152 that manages processes executing on electronic device 100.

Operating system 142 may include (or manage) one or more communication interfaces 146
that may operate in conjunction with system hardware 120 to transceive data packets and/or data
streams from a remote source. Operating system 142 may further include a system call interface
module 144 that provides an interface between the operating system 142 and one or more
application modules resident in memory 130. Operating system 142 may be embodied as a
UNIX operating system or any derivative thereof (e.g., Linux, Android, etc.) or as a Windows®
brand operating system, or other operating systems.

In some examples an electronic device may include a controller 170, which may comprise
one or more controllers that are separate from the primary execution environment. The
separation may be physical in the sense that the controller may be implemented in controllers
which are physically separate from the main processors. Alternatively, the trusted execution
environment may logical in the sense that the controller may be hosted on same chip or chipset
that hosts the main processors.

By way of example, in some examples the controller 170 may be implemented as an
independent integrated circuit located on the motherboard of the electronic device 100, e.g., as a
dedicated processor block on the same SOC die. In other examples the trusted execution engine
may be implemented on a portion of the processor(s) 122 that is segregated from the rest of the
processor(s) using hardware enforced mechanisms or as logic instructions which may be
executed on a processor in the user space or kernel of the operating system.

In the embodiment depicted in Fig. 1 the controller 170 comprises a processor 172, a
memory module 174, a control loop manager 176, and an I/O interface 178. In some examples
the memory module 174 may comprise a persistent flash memory module and the various
functional modules may be implemented as logic instructions encoded in the persistent memory
module, e.g., firmware or software. The I/O module 178 may comprise a serial I/O module or a
parallel I/O module. Because the controller 170 is separate from the main processor(s) 122 and
operating system 142, the controller 170 may be made secure, i.e., inaccessible to hackers who
typically mount software attacks from the host processor 122. In some examples the control loop
manager 176 may reside in the memory 140 of electronic device 100 and may be executable on
one or more of the processors 122.

In some examples the control loop manager 176 interacts with one or more other
components of the electronic device 100 to coordinate control loops for temperature control in
electronic devices. Fig. 2 is a high-level schematic illustration of an exemplary architecture to
coordinate control loops for temperature control in accordance with some examples. Referring to
Fig. 2, a controller 220 may be embodied as general purpose processor 122 or as a low-power
controller such as controllers 170. Controller 220 may comprise a control loop manager 230 to
manage control loop operations and a local memory 240. As described above, in some examples
the control loop manager 230 may be implemented as logic instructions executable on controller
220, e.g., as software or firmware, or may be reduced to hardwired logic circuits. Local memory
240 may be implemented using volatile and/or non-volatile memory.

Controller 220 may be communicatively coupled to one or more temperature sensors on
one or more local heat sources. In the example depicted in Fig. 2 the controller 220 is
communicatively coupled to a first temperature sensor 252 on or near a first heat source 250 and
a second sensor 262 on or near a second heat source 260. Heat sources 250, 260 may comprise
one or more electronic components which generate heat. For example, heat sources 250, 260
may comprise one or more integrated circuits devices, displays, power supplies, or the like.
Temperature sensors 252, 262 may comprise one or more thermistors, thermocouples, or other
temperature sensor. These sensors may also be virtual, i.e. a temperature inferred from other
information.

Control loop manager 230 may be communicatively coupled to one or more control loops
which control operations of the heat source(s) 250, 260. In the example depicted in Fig. 2 the
control loop manager 230 is coupled to a first control loop 210 and a second control loop 212. First control loop is, in turn, coupled to first heat source 250 and second control loop 212 is, in turn, coupled to second heat source 260.

Having described various structures of a system to implement a first control loop 210 and a second control loop 212, the next section will explain with reference to Figs. 3A-3C, which are flow charts illustrating operations in a method to coordinate control loops for temperature control in electronic devices, and Figs. 4-5. The operations depicted in the flowcharts of Figs. 4-5 may be implemented by the control loop manager 330, alone or in combination with other components of electronic device 100.

Fig. 3A is a flowchart illustrating at a high-level operations in a method to coordinate control loops for temperature control in electronic devices. Referring to Fig. 3A, at operation 310 the control loop manager 330 defines a control relationship between the first control loop 210 and the second control loop 212. At operation 312 the control loop manager 330 enforces the control relationship between the control loops during throttling operations of the heat sources.

In some examples, the control loops 210, 212 may be incorporated into control loop manager 230. In the example depicted in Fig. 2 the control loops 210, 212 are implemented as separate logical entities. For example, control loops 210, 212 may be a component of a basic input/output system (BIOS) of an electronic device 100. In operation, control loops 210, 212 may throttle operations of the heat sources in response to temperatures which exceed a threshold. For example, the control loops 210, 212 may reduce an operating frequency of an integrated circuit, reduce a charging current, or reduce a brightness of a display in order to reduce the temperature of an electronic device such as electronic device 100. Conversely, the control loops 210, 212 may increase an operating speed of an integrated circuit, increase a charging current, or increase a brightness of a display when the temperature in the electronic device 100 falls below a threshold. In operation, control loop manager 230 coordinates the operations of the respective control loops 210, 212.

Fig. 3B illustrates in greater detail operations in a method to coordinate control loops for temperature control in electronic devices. Referring to Fig. 3B, at operation 320 a throttling ratio parameter is defined between the first control loop 210 and the second control loop. In some examples the throttle ratio parameter provides a ratio between the rate at which the first control loop 210 throttles an operating parameter of the first heat source and the rate at which the second control loop 212 throttles an operating parameter of the second heat source 260. For example, a throttle ratio parameter of 1:1 will result in a 1:1 reduction of operating parameters of the first...
heat source 250 and the second heat source 260. More generally, a M:N ratio will result in a M:N reduction of operating parameters of the first heat source 250 and the second heat source 260. The ratio can be non-integer.

At operation 322 the temperature sensors 252, 262 are monitored. In some examples the control loop manager 230 may receive signals directly from the temperature sensors 252, 262 on the respective heat sources 250, 260. In other examples the control loops 210, 212 may receive signals from the temperature sensors 252, 262 on the respective heat sources 250, 260.

If, at operation 324, the temperature reading of neither of the temperature sensors 252, 262 exceed a threshold and no adjustment action is required then control passes back to operation 322 and the temperature sensors continue to be monitored. In some examples the threshold(s) may be established during a configuration process for the electronic device. For example, the temperature threshold(s) may be entered into the BIOS of an electronic device. The thresholds may be static thresholds or may be dynamic thresholds that vary with changes in the environment or the device configuration.

By contrast, if at operation 324 the temperature of one of the temperature sensors 252, 262 meets or exceeds a threshold then the control loop responsible for the managing operations of the heat source that exceeded the temperature threshold is activated. For example, if the temperature detected by temperature sensor 252 exceeds a threshold then control passes to operation 326 and the first control loop is activated.

At operation 326 the first control loop may throttle operations of the first heat source in order to reduce the heat generated by the first heat source. For example, the first control loop 210 may throttle one or more operating parameters of the first heat source 250. For example, if the first heat source 250 is a processor capable of operating at multiple power levels then the first control loop 210 may reduce the operating power level of the processor. Similarly, if the first heat source 250 is charging circuitry capable of operating at multiple power levels then the first control loop 210 may reduce the operating power level of the charging circuitry. Alternatively, if the first heat source 250 is a display capable of operating at multiple brightness levels then the first control loop 210 may reduce the brightness level of the display.

At operation 328 the throttling operations of the first control loop 210 are monitored and at operation 330 the number of throttle steps taken by the first heat source 250 are tracked. For example, the first control loop 210 may monitor the throttling of the first heat source 250 and
record a number of steps by which the power level of the first heat source 250 has been reduced. For example, the number of steps may be recorded in local memory 240.

At operation 332 the temperature sensors 252, 262 are monitored as in the first control loop 210. Again, in some examples the control loop manager 230 may receive signals directly from the temperature sensors 252, 262 on the respective heat sources 250, 260. In other examples the control loops 210, 212 may receive signals from the temperature sensors 252, 262 on the respective heat sources 250, 260.

If, at operation 334, the temperature reading of neither of the temperature sensors 252, 262 meets or exceeds a threshold then control passes back to operation 332 and the temperature sensors continue to be monitored.

By contrast, if at operation 334 the temperature of one of the temperature sensors 252, 262 meets or exceeds a threshold then the control loop responsible for the managing operations of the heat source that exceeded the temperature threshold is activated. For example, if the temperature detected by the second temperature sensor 252 meets or exceeds a threshold then control passes to operation 336 and the second control loop 212 is activated. The second control loop 212 may implement throttling operations on the second heat source 260 analogous to the throttling operations implemented on the first heat source 250.

At operation 338 the control loop manager 230 implements operations to coordinate the first control loop 210 and the second control loop 212. Fig. 3C is a flowchart illustrating operations implemented by control loop manager 230 to coordinate the first control loop 210 and the second control loop 212.

Referring to Fig. 3C, at operation 350 the control loop manager 230 determines a throttle step parameter. For example, the throttle step delta parameter may be set to the number of throttle steps the first control loop implemented on the first heat source. At operation 352 the temperature sensors 252, 262 are monitored as described above.

If, at operation 354 the temperature of one of the temperature sensors 252, 262 meets or exceeds a threshold then the control loop responsible for the managing operations of the heat source that exceeded the temperature threshold is activated. If the temperature detected by the second temperature sensor 252 meets or exceeds a threshold then control passes to operation 356 and the control loop manager 230 instructs the control loops 210, 212 to throttle the respective heat sources 250, 260 according to the throttle ratio defined in operation 320. For example, if the throttle ratio parameter specifies a 1:1 throttle ratio then the control loop manager 230 instructs
the control loops 210, 212 to throttle the respective heat sources 250, 260 at a 1:1 ratio. Similarly, if the throttle ratio parameter specifies a M:N throttle ratio then the control loop manager 230 instructs the control loops 210, 212 to throttle the respective heat sources 250, 260 at a M:N ratio.

At operation 358 the control loop manager 230 maintains a count of incomplete throttle step requests. If the throttle ratio parameter specifies a M:N throttling relationship then the control loop manager 230 keeps track of the number of throttle steps implemented by each control loop and the number of throttle steps necessary to maintain the ratio. For example, if the throttle ratio specifies a 3:1 ratio between the first control loop 210 and the second control loop 212 then the control loop manager tracks the number of throttle steps implemented by the first control loop, and for every three steps implemented by the first control loop 210 the second control loop implements one throttle step.

At operation 360 the control loop manager 230 instructs the control loops 210, 212 to maintain the throttle step delta parameter defined in operation 350, if possible, during throttling operations. For example, if the first control loop 210 had throttled the first heat source 350 by three steps prior to initiation of the second control loop 212, then the control manager 230 instructs the control loops 210, 212 to maintain a three-step difference between the number of throttling steps implemented in by the first control loop 210 and the second control loop 212, if possible.

By contrast, if at operation 354 the temperature of the temperature sensors 252, 262 is less than the threshold then control passes to operation 370 and the control loop manager 230 instructs the control loops 210, 212 to reverse the throttling of the respective heat sources 250, 260 according to the throttle ratio defined in operation 320. For example, if the throttle ratio parameter specifies a 1:1 throttle ratio then the control loop manager 230 instructs the control loops 210, 212 to reverse the throttling of the respective heat sources 250, 260 at a 1:1 ratio. Similarly, if the throttle ratio parameter specifies a M:N throttle ratio then the control loop manager 230 instructs the control loops 210, 212 to reverse throttle the respective heat sources 250, 260 at a M:N ratio.

At operation 372 the control loop manager 230 maintains a count of incomplete reverse throttle step requests. If the throttle ratio parameter specifies a M:N throttling relationship then the control loop manager 230 keeps track of the number of reverse throttle steps implemented by each control loop and the number of reverse throttle steps necessary to maintain the ratio. For example, if the throttle ratio specifies a 3:1 ratio between the first control loop 210 and the
second control loop 212 then the control loop manager tracks the number of reverse throttle steps implemented by the first control loop, and for every three steps implemented by the first control loop 210 the second control loop implements a reverse throttle step.

At operation 360 the control loop manager 230 instructs the control loops 210, 212 to maintain the throttle step delta parameter defined in operation 350, if possible, during reverse throttling operations. For example, if the first control loop 210 had throttled the first heat source 350 by three steps prior to initiation of the second control loop 212, then the control manager 230 instructs the control loops 210, 212 to maintain a three-step difference between the number of reverse throttling steps implemented in by the first control loop 210 and the second control loop 212, if possible.

Thus, the structure depicted in Figs. 1-2 and the operations depicted in Figs. 3A-3C enable the control loop manager 230 to coordinate control loops for heat-generating devices in electronic devices 100. In some examples the throttle ratio parameter may be established by a designer or manufacturer of an electronic device and stored in a permanent memory in the BIOS of the device. Figs. 4-5 are graphs illustrating throttling operations in a method to coordinate control loops for temperature control in accordance with some examples.

Fig. 4 illustrates an example in which the throttle ratio parameter is set to 1:1 and the control loop manager 230 coordinates operations of a first control loop 210 which regulates operations of a system on a chip (SOC) based on input from a thermistor on the SOC and the second control loop 212 which regulates operations of a display based on input from a display thermistor.

In the example depicted in Fig. 4 the first control loop is set to throttle the SOC when the temperature at the SOC thermistor reaches 50C. The highest power state for the SOC is P0 and the throttle step size is one P-state. The second control loop is set to throttle the display when the display hits 45C. Table I illustrates operations of the control loop manager over time in the thermal environment.

<table>
<thead>
<tr>
<th>Time step</th>
<th>SoC thermistor [°C]</th>
<th>SoC Throttling Index</th>
<th>Display thermistor [°C]</th>
<th>RATIO*Source One Increment</th>
<th>Display Throttle Tally</th>
<th>Display Throttling Index</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>49</td>
<td>0</td>
<td>42</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>50</td>
<td>1</td>
<td>43</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>51</td>
<td>2</td>
<td>43</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>51</td>
<td>3</td>
<td>44</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
At time step 5 the display thermistor hits 45°C and it is determined that the throttle step delta parameter (i.e., the number of p-state throttling steps minus the number of display throttling steps) is 4 - 1 = 3. Thus, the control loop manager 230 will attempt to maintain a difference of three steps between the throttle state of the two loops until the last steps of unthrottling to the highest power dissipation, as illustrated in Table II.

<table>
<thead>
<tr>
<th>Time step</th>
<th>SoC thermistor [C]</th>
<th>SoC Throttling Index</th>
<th>Display thermistor [C]</th>
<th>RATIO*S source One Increment</th>
<th>Display Throttle Tally</th>
<th>Display Throttling Index</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>50</td>
<td>4</td>
<td>46</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>7</td>
<td>50</td>
<td>5</td>
<td>45</td>
<td>1</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>8</td>
<td>51</td>
<td>6</td>
<td>45</td>
<td>1</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>9</td>
<td>51</td>
<td>7</td>
<td>46</td>
<td>1</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>10</td>
<td>50</td>
<td>8</td>
<td>45</td>
<td>1</td>
<td>0</td>
<td>5</td>
</tr>
<tr>
<td>11</td>
<td>49</td>
<td>7</td>
<td>45</td>
<td>-1</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>12</td>
<td>50</td>
<td>8</td>
<td>45</td>
<td>1</td>
<td>0</td>
<td>5</td>
</tr>
<tr>
<td>13</td>
<td>49</td>
<td>7</td>
<td>44</td>
<td>-1</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>14</td>
<td>48</td>
<td>6</td>
<td>44</td>
<td>-1</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>15</td>
<td>49</td>
<td>5</td>
<td>43</td>
<td>-1</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>16</td>
<td>49</td>
<td>4</td>
<td>43</td>
<td>-1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>17</td>
<td>48</td>
<td>3</td>
<td>44</td>
<td>-1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Table II

Fig. 5 illustrates a similar example in which the throttle ratio parameter is set to 1:1.5. Table III illustrates operations of the control loop manager over time in the thermal environment.

<table>
<thead>
<tr>
<th>Time step</th>
<th>SoC thermistor [C]</th>
<th>SoC Throttling Index</th>
<th>Charge thermistor [C]</th>
<th>RATIO*S source One Increment</th>
<th>Charger Throttle Tally</th>
<th>Charge Throttling Index</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>49</td>
<td>0</td>
<td>42</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>50</td>
<td>1</td>
<td>43</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>51</td>
<td>2</td>
<td>44</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>51</td>
<td>3</td>
<td>45</td>
<td>1.5</td>
<td>0.5</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>51</td>
<td>4</td>
<td>45</td>
<td>1.5</td>
<td>0</td>
<td>3</td>
</tr>
</tbody>
</table>

Table III

At time step 5 the display thermistor hits 45°C and it is determined that the throttle step delta parameter (i.e., the number of p-state throttling steps minus the number of display throttling steps) is 3 - 1 = 2. Thus, the control loop manager 230 will attempt to maintain a difference of
three steps between the throttle state of the two loops until the last steps of unthrottling to the highest power dissipation, as illustrated in Table IV. The charger throttle state is equal to the integer portion of the throttle ratio parameter multiplied by (SOC throttling state - the throttle step delta) + throttle tally, and any remainder is stored in throttle tally.

<table>
<thead>
<tr>
<th></th>
<th>6</th>
<th>50</th>
<th>5</th>
<th>46</th>
<th>1.5</th>
<th>0.5</th>
<th>4</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>50</td>
<td>6</td>
<td>45</td>
<td>1.5</td>
<td>0</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>51</td>
<td>7</td>
<td>45</td>
<td>1.5</td>
<td>0.5</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>51</td>
<td>8</td>
<td>44</td>
<td>1.5</td>
<td>0</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>50</td>
<td>9</td>
<td>44</td>
<td>1.5</td>
<td>0.5</td>
<td>10</td>
<td></td>
</tr>
</tbody>
</table>

Table IV

The throttle tally is set equal to zero when there is an unthrottling action; this stops carrying forward the throttling action from the previous thermal event.

<table>
<thead>
<tr>
<th></th>
<th>11</th>
<th>49</th>
<th>8</th>
<th>44</th>
<th>-1.5</th>
<th>0</th>
<th>9</th>
</tr>
</thead>
<tbody>
<tr>
<td>12</td>
<td>50</td>
<td>9</td>
<td>44</td>
<td>1.5</td>
<td>0.5</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>49</td>
<td>8</td>
<td>44</td>
<td>-1.5</td>
<td>0</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>48</td>
<td>7</td>
<td>44</td>
<td>-1.5</td>
<td>0.5</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>49</td>
<td>6</td>
<td>43</td>
<td>-1.5</td>
<td>0</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>49</td>
<td>5</td>
<td>43</td>
<td>-1.5</td>
<td>0.5</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>48</td>
<td>4</td>
<td>43</td>
<td>-1.5</td>
<td>0</td>
<td>3</td>
<td></td>
</tr>
</tbody>
</table>

Table V

In this way the two control loops are coordinated. In this case charge current was sacrificed to maintain higher SoC frequency. Note that if the charger reached the end of its throttling range during the example above, the process would continue with the charger at its depth limit until it was unthrottled.

As described above, in some examples the electronic device may be embodied as a computer system. Fig. 6 illustrates a block diagram of a computing system 600 in accordance with an example. The computing system 600 may include one or more central processing unit(s) 602 or processors that communicate via an interconnection network (or bus) 604. The processors 602 may include a general purpose processor, a network processor (that processes data communicated over a computer network 603), or other types of a processor (including a reduced instruction set computer (RISC) processor or a complex instruction set computer (CISC)). Moreover, the processors 602 may have a single or multiple core design. The processors 602 with a multiple core design may integrate different types of processor cores on the same integrated circuit (IC) die. Also, the processors 602 with a multiple core design may be implemented as symmetrical or asymmetrical multiprocessors. In an example, one or more of the
processors 602 may be the same or similar to the processors 102 of Fig. 1. For example, one or more of the processors 602 may include the control unit 120 discussed with reference to Figs. 1-3. Also, the operations discussed with reference to Figs. 3-5 may be performed by one or more components of the system 600.

A chipset 606 may also communicate with the interconnection network 604. The chipset 606 may include a memory control hub (MCH) 608. The MCH 608 may include a memory controller 610 that communicates with a memory 612 (which may be the same or similar to the memory 130 of Fig. 1). The memory 412 may store data, including sequences of instructions, that may be executed by the processor 602, or any other device included in the computing system 600. In one example, the memory 612 may include one or more volatile storage (or memory) devices such as random access memory (RAM), dynamic RAM (DRAM), synchronous DRAM (SDRAM), static RAM (SRAM), or other types of storage devices. Nonvolatile memory may also be utilized such as a hard disk. Additional devices may communicate via the interconnection network 604, such as multiple processor(s) and/or multiple system memories.

The MCH 608 may also include a graphics interface 614 that communicates with a display device 616. In one example, the graphics interface 614 may communicate with the display device 616 via an accelerated graphics port (AGP). In an example, the display 616 (such as a flat panel display) may communicate with the graphics interface 614 through, for example, a signal converter that translates a digital representation of an image stored in a storage device such as video memory or system memory into display signals that are interpreted and displayed by the display 616. The display signals produced by the display device may pass through various control devices before being interpreted by and subsequently displayed on the display 616.

A hub interface 618 may allow the MCH 608 and an input/output control hub (ICH) 620 to communicate. The ICH 620 may provide an interface to I/O device(s) that communicate with the computing system 600. The ICH 620 may communicate with a bus 622 through a peripheral bridge (or controller) 624, such as a peripheral component interconnect (PCI) bridge, a universal serial bus (USB) controller, or other types of peripheral bridges or controllers. The bridge 624 may provide a data path between the processor 602 and peripheral devices. Other types of topologies may be utilized. Also, multiple buses may communicate with the ICH 620, e.g., through multiple bridges or controllers. Moreover, other peripherals in communication with the ICH 620 may include, in various examples, integrated drive electronics (IDE) or small computer system interface (SCSI) hard drive(s), USB port(s), a keyboard, a mouse, parallel port(s), serial
port(s), floppy disk drive(s), digital output support (e.g., digital video interface (DVI)), or other devices.

The bus 622 may communicate with an audio device 626, one or more disk drive(s) 628, and a network interface device 630 (which is in communication with the computer network 603). Other devices may communicate via the bus 622. Also, various components (such as the network interface device 630) may communicate with the MCH 608 in some examples. In addition, the processor 602 and one or more other components discussed herein may be combined to form a single chip (e.g., to provide a System on Chip (SOC)). Furthermore, the graphics accelerator 616 may be included within the MCH 608 in other examples.

Furthermore, the computing system 600 may include volatile and/or nonvolatile memory (or storage). For example, nonvolatile memory may include one or more of the following: read-only memory (ROM), programmable ROM (PROM), erasable PROM (EPROM), electrically EPROM (EEPROM), a disk drive (e.g., 628), a floppy disk, a compact disk ROM (CD-ROM), a digital versatile disk (DVD), flash memory, a magneto-optical disk, or other types of nonvolatile machine-readable media that are capable of storing electronic data (e.g., including instructions).

Fig. 7 illustrates a block diagram of a computing system 700, according to an example. The system 700 may include one or more processors 702-1 through 702-N (generally referred to herein as "processors 702" or "processor 702"). The processors 702 may communicate via an interconnection network or bus 704. Each processor may include various components some of which are only discussed with reference to processor 702-1 for clarity. Accordingly, each of the remaining processors 702-2 through 702-N may include the same or similar components discussed with reference to the processor 702-1.

In an example, the processor 702-1 may include one or more processor cores 706-1 through 706-M (referred to herein as "cores 706" or more generally as "core 706"), a shared cache 708, a router 710, and/or a processor control logic or unit 720. The processor cores 706 may be implemented on a single integrated circuit (IC) chip. Moreover, the chip may include one or more shared and/or private caches (such as cache 708), buses or interconnections (such as a bus or interconnection network 712), memory controllers, or other components.

In one example, the router 710 may be used to communicate between various components of the processor 702-1 and/or system 700. Moreover, the processor 702-1 may include more than one router 710. Furthermore, the multitude of routers 710 may be in communication to enable data routing between various components inside or outside of the processor 702-1.
The shared cache 708 may store data (e.g., including instructions) that are utilized by one or more components of the processor 702-1, such as the cores 706. For example, the shared cache 708 may locally cache data stored in a memory 714 for faster access by components of the processor 702. In an example, the cache 708 may include a mid-level cache (such as a level 2 (L2), a level 3 (L3), a level 4 (L4), or other levels of cache), a last level cache (LLC), and/or combinations thereof. Moreover, various components of the processor 702-1 may communicate with the shared cache 708 directly, through a bus (e.g., the bus 712), and/or a memory controller or hub. As shown in Fig. 7, in some examples, one or more of the cores 706 may include a level 1 (L1) cache 716-1 (generally referred to herein as "L1 cache 716"). In one example, the control unit 720 may include logic to implement the operations described above with reference to the memory controller 122 in Fig. 2.

Fig. 8 illustrates a block diagram of portions of a processor core 706 and other components of a computing system, according to an example. In one example, the arrows shown in Fig. 8 illustrate the flow direction of instructions through the core 706. One or more processor cores (such as the processor core 706) may be implemented on a single integrated circuit chip (or die) such as discussed with reference to Fig. 7. Moreover, the chip may include one or more shared and/or private caches (e.g., cache 708 of Fig. 7), interconnections (e.g., interconnections 704 and/or 112 of Fig. 7), control units, memory controllers, or other components.

As illustrated in Fig. 8, the processor core 706 may include a fetch unit 802 to fetch instructions (including instructions with conditional branches) for execution by the core 706. The instructions may be fetched from any storage devices such as the memory 714. The core 706 may also include a decode unit 804 to decode the fetched instruction. For instance, the decode unit 804 may decode the fetched instruction into a plurality of uops (micro-operations).

Additionally, the core 706 may include a schedule unit 806. The schedule unit 806 may perform various operations associated with storing decoded instructions (e.g., received from the decode unit 804) until the instructions are ready for dispatch, e.g., until all source values of a decoded instruction become available. In one example, the schedule unit 806 may schedule and/or issue (or dispatch) decoded instructions to an execution unit 808 for execution. The execution unit 808 may execute the dispatched instructions after they are decoded (e.g., by the decode unit 804) and dispatched (e.g., by the schedule unit 806). In an example, the execution unit 808 may include more than one execution unit. The execution unit 808 may also perform various arithmetic operations such as addition, subtraction, multiplication, and/or division, and
may include one or more arithmetic logic units (ALUs). In an example, a co-processor (not shown) may perform various arithmetic operations in conjunction with the execution unit 808.

Further, the execution unit 808 may execute instructions out-of-order. Hence, the processor core 706 may be an out-of-order processor core in one example. The core 706 may also include a retirement unit 810. The retirement unit 810 may retire executed instructions after they are committed. In an example, retirement of the executed instructions may result in processor state being committed from the execution of the instructions, physical registers used by the instructions being de-allocated, etc.

The core 706 may also include a bus unit 714 to enable communication between components of the processor core 706 and other components (such as the components discussed with reference to Fig. 8) via one or more buses (e.g., buses 804 and/or 812). The core 706 may also include one or more registers 816 to store data accessed by various components of the core 706 (such as values related to power consumption state settings).

Furthermore, even though Fig. 7 illustrates the control unit 720 to be coupled to the core 706 via interconnect 812, in various examples the control unit 720 may be located elsewhere such as inside the core 706, coupled to the core via bus 704, etc.

In some examples, one or more of the components discussed herein can be embodied as a System On Chip (SOC) device. Fig. 9 illustrates a block diagram of an SOC package in accordance with an example. As illustrated in Fig. 9, SOC 902 includes one or more processor cores 920, one or more graphics processor cores 930, an Input/Output (I/O) interface 940, and a memory controller 942. Various components of the SOC package 902 may be coupled to an interconnect or bus such as discussed herein with reference to the other figures. Also, the SOC package 902 may include more or less components, such as those discussed herein with reference to the other figures. Further, each component of the SOC package 902 may include one or more other components, e.g., as discussed with reference to the other figures herein. In one example, SOC package 902 (and its components) is provided on one or more Integrated Circuit (IC) die, e.g., which are packaged into a single semiconductor device.

As illustrated in Fig. 9, SOC package 902 is coupled to a memory 960 (which may be similar to or the same as memory discussed herein with reference to the other figures) via the memory controller 942. In an example, the memory 960 (or a portion of it) can be integrated on the SOC package 902.
The I/O interface 940 may be coupled to one or more I/O devices 970, e.g., via an interconnect and/or bus such as discussed herein with reference to other figures. I/O device(s) 970 may include one or more of a keyboard, a mouse, a touchpad, a display, an image/video capture device (such as a camera or camcorder/video recorder), a touch surface, a speaker, or the like.

Fig. 10 illustrates a computing system 1000 that is arranged in a point-to-point (PtP) configuration, according to an example. In particular, Fig. 10 shows a system where processors, memory, and input/output devices are interconnected by a number of point-to-point interfaces. The operations discussed with reference to Fig. 2 may be performed by one or more components of the system 1000.

As illustrated in Fig. 10, the system 1000 may include several processors, of which only two, processors 1002 and 1004 are shown for clarity. The processors 1002 and 1004 may each include a local memory controller hub (MCH) 1006 and 1008 to enable communication with memories 1010 and 1012. MCH 1006 and 1008 may include the memory controller 120 and/or logic 125 of Fig. 1 in some examples.

In an example, the processors 1002 and 1004 may be one of the processors 702 discussed with reference to Fig. 7. The processors 1002 and 1004 may exchange data via a point-to-point (PtP) interface 1014 using PtP interface circuits 1016 and 1018, respectively. Also, the processors 1002 and 1004 may each exchange data with a chipset 1020 via individual PtP interfaces 1022 and 1024 using point-to-point interface circuits 1026, 1028, 1030, and 1032. The chipset 1020 may further exchange data with a high-performance graphics circuit 1034 via a high-performance graphics interface 1036, e.g., using a PtP interface circuit 1037.

As shown in Fig. 10, one or more of the cores 106 and/or cache 108 of Fig. 1 may be located within the processors 1004. Other examples, however, may exist in other circuits, logic units, or devices within the system 1000 of Fig. 10. Furthermore, other examples may be distributed throughout several circuits, logic units, or devices illustrated in Fig. 10.

The chipset 1020 may communicate with a bus 1040 using a PtP interface circuit 1041. The bus 1040 may have one or more devices that communicate with it, such as a bus bridge 1042 and I/O devices 1043. Via a bus 1044, the bus bridge 1043 may communicate with other devices such as a keyboard/mouse 1045, communication devices 1046 (such as modems, network interface devices, or other communication devices that may communicate with the computer network 1003), audio I/O device, and/or a data storage device 1048. The data storage device
1048 (which may be a hard disk drive or a NAND flash based solid state drive) may store code 1049 that may be executed by the processors 1004.

The following examples pertain to further examples.

Example 1 is an apparatus comprising logic, at least partially including hardware logic, configured to define a control relationship between a first control loop associated with a first heat source and a second control loop associated with a second heat source and enforce the control relationship during throttling operations of the first heat source and the second heat source.

In Example 2, the subject matter of Example 1 can optionally include logic further configured to define a throttle ratio parameter between the first heat source and the second heat source.

In Example 3, the subject matter of any one of Examples 1-2 can optionally include logic further configured to activate the first control loop and track a number of throttle steps implemented by the first control loop.

In Example 4, the subject matter of any one of Examples 1-3 can optionally include logic further configured to activate of the second control loop and set a throttle step delta parameter to the number of throttle steps implemented by the first control loop before activation of the second control loop.

In Example 5, the subject matter of any one of Examples 1-4 can optionally include logic further configured to maintain the throttle ratio parameter during throttling operations of the first heat source and the second heat source.

In Example 6, the subject matter of any one of Examples 1-5 can optionally include logic further configured to maintain the throttle step delta parameter during throttling operations of the first heat source and the second heat source.

In Example 7, the subject matter of any one of Examples 1-6 can optionally include logic further configured to maintain a count of incomplete throttling operations.

In Example 8, the subject matter of any one of Examples 1-7 can optionally an arrangement in which the throttling operations comprise at least one of reducing a power level drawn by an electronic component or reducing an operating speed of an electronic component.
In Example 9, the subject matter of any one of Examples 1-8 can optionally an
arrangement in which the logic is further configured to maintain the throttle ratio parameter
during reverse throttling operations of the first heat source and the second heat source.

In Example 10, the subject matter of any one of Examples 1-9 can optionally an
arrangement in which the reverse throttling operations comprise at least one of increasing a
power level drawn by an electronic component or increasing an operating speed of an electronic
component.

Example 11 is an electronic device comprising at least one heat generating component and
a controller comprising logic, at least partially including hardware logic, configured to define a
control relationship between a first control loop associated with a first heat source and a second
control loop associated with a second heat source and enforce the control relationship during
throttling operations of the first heat source and the second heat source.

In Example 12, the subject matter of Example 11 can optionally include logic further
configured to define a throttle ratio parameter between the first heat source and the second heat
source.

In Example 13, the subject matter of any one of Examples 11-12 can optionally include
logic further configured to activate the first control loop and track a number of throttle steps
implemented by the first control loop.

In Example 14, the subject matter of any one of Examples 11-13 can optionally include
logic further configured to activate of the second control loop and set a throttle step delta
parameter to the number of throttle steps implemented by the first control loop before activation
of the second control loop.

In Example 15, the subject matter of any one of Examples 11-14 can optionally include
logic further configured to maintain the throttle ratio parameter during throttling operations of
the first heat source and the second heat source.

In Example 16, the subject matter of any one of Examples 11-15 can optionally include
logic further configured to maintain the throttle step delta parameter during throttling operations
of the first heat source and the second heat source.

In Example 17, the subject matter of any one of Examples 11-16 can optionally include
logic further configured to maintain a count of incomplete throttling operations.
In Example 18, the subject matter of any one of Examples 11-17 can optionally an arrangement in which the throttling operations comprise at least one of reducing a power level drawn by an electronic component or reducing an operating speed of an electronic component.

In Example 19, the subject matter of any one of Examples 11-18 can optionally an arrangement in which the logic is further configured to maintain the throttle ratio parameter during reverse throttling operations of the first heat source and the second heat source.

In Example 20, the subject matter of any one of Examples 11-19 can optionally an arrangement in which the reverse throttling operations comprise at least one of increasing a power level drawn by an electronic component or increasing an operating speed of an electronic component.

Example 21 is a computer program product comprising logic instructions stored on a non-transitory computer readable medium which, when executed by a controller, configure the controller to define a control relationship between a first control loop associated with a first heat source and a second control loop associated with a second heat source and enforce the control relationship during throttling operations of the first heat source and the second heat source.

In Example 22, the subject matter of Example 21 can optionally include logic further configured to define a throttle ratio parameter between the first heat source and the second heat source.

In Example 23, the subject matter of any one of Examples 21-22 can optionally include logic further configured to activate the first control loop and track a number of throttle steps implemented by the first control loop.

In Example 24, the subject matter of any one of Examples 21-23 can optionally include logic further configured to activate of the second control loop and set a throttle step delta parameter to the number of throttle steps implemented by the first control loop before activation of the second control loop.

In Example 25, the subject matter of any one of Examples 21-24 can optionally include logic further configured to maintain the throttle ratio parameter during throttling operations of the first heat source and the second heat source.
In Example 26, the subject matter of any one of Examples 21-25 can optionally include logic further configured to maintain the throttle step delta parameter during throttling operations of the first heat source and the second heat source.

In Example 27, the subject matter of any one of Examples 21-26 can optionally include logic further configured to maintain a count of incomplete throttling operations.

In Example 28, the subject matter of any one of Examples 21-27 can optionally an arrangement in which the throttling operations comprise at least one of reducing a power level drawn by an electronic component or reducing an operating speed of an electronic component.

In Example 29, the subject matter of any one of Examples 21-28 can optionally an arrangement in which the logic is further configured to maintain the throttle ratio parameter during reverse throttling operations of the first heat source and the second heat source.

In Example 30, the subject matter of any one of Examples 21-29 can optionally an arrangement in which the reverse throttling operations comprise at least one of increasing a power level drawn by an electronic component or increasing an operating speed of an electronic component.

The terms "logic instructions" as referred to herein relates to expressions which may be understood by one or more machines for performing one or more logical operations. For example, logic instructions may comprise instructions which are interpretable by a processor compiler for executing one or more operations on one or more data objects. However, this is merely an example of machine-readable instructions and examples are not limited in this respect.

The terms "computer readable medium" as referred to herein relates to media capable of maintaining expressions which are perceivable by one or more machines. For example, a computer readable medium may comprise one or more storage devices for storing computer readable instructions or data. Such storage devices may comprise storage media such as, for example, optical, magnetic or semiconductor storage media. However, this is merely an example of a computer readable medium and examples are not limited in this respect.

The term "logic" as referred to herein relates to structure for performing one or more logical operations. For example, logic may comprise circuitry which provides one or more output signals based upon one or more input signals. Such circuitry may comprise a finite state machine which receives a digital input and provides a digital output, or circuitry which provides one or
more analog output signals in response to one or more analog input signals. Such circuitry may be provided in an application specific integrated circuit (ASIC) or field programmable gate array (FPGA). Also, logic may comprise machine-readable instructions stored in a memory in combination with processing circuitry to execute such machine-readable instructions. However, these are merely examples of structures which may provide logic and examples are not limited in this respect.

Some of the methods described herein may be embodied as logic instructions on a computer-readable medium. When executed on a processor, the logic instructions cause a processor to be programmed as a special-purpose machine that implements the described methods. The processor, when configured by the logic instructions to execute the methods described herein, constitutes structure for performing the described methods. Alternatively, the methods described herein may be reduced to logic on, e.g., a field programmable gate array (FPGA), an application specific integrated circuit (ASIC) or the like.

In the description and claims, the terms coupled and connected, along with their derivatives, may be used. In particular examples, connected may be used to indicate that two or more elements are in direct physical or electrical contact with each other. Coupled may mean that two or more elements are in direct physical or electrical contact. However, coupled may also mean that two or more elements may not be in direct contact with each other, but yet may still cooperate or interact with each other.

Reference in the specification to "one example" or "some examples" means that a particular feature, structure, or characteristic described in connection with the example is included in at least an implementation. The appearances of the phrase "in one example" in various places in the specification may or may not be all referring to the same example.

Although examples have been described in language specific to structural features and/or methodological acts, it is to be understood that claimed subject matter may not be limited to the specific features or acts described. Rather, the specific features and acts are disclosed as sample forms of implementing the claimed subject matter.
CLAIMS

What is claimed is:

1. A controller, comprising:
   logic, at least partially including hardware logic, configured to:
   define a control relationship between a first control loop associated with a first heat source and a second control loop associated with a second heat source; and
   enforce the control relationship during throttling operations of the first heat source and the second heat source.

2. The controller of claim 1, wherein the logic is configured to define a throttle ratio parameter between the first heat source and the second heat source.

3. The controller of claim 2, wherein the logic is further configured to:
   activate the first control loop; and
   track a number of throttle steps implemented by the first control loop.

4. The controller of claim 3, wherein the logic is further configured to:
   activate of the second control loop; and
   set a throttle step delta parameter to the number of throttle steps implemented by the first control loop before activation of the second control loop.

5. The controller of claim 4, wherein the logic is further configured to:
   maintain the throttle ratio parameter during throttling operations of the first heat source and the second heat source.

6. The controller of claim 4, wherein the logic is further configured to:
   maintain the throttle step delta parameter during throttling operations of the first heat source and the second heat source.

7. The controller of claim 5, wherein the logic is further configured to maintain a count of incomplete throttling operations.

8. The controller of claim 1, wherein the throttling operations comprise at least one of:
   reducing a power level drawn by an electronic component; or
   reducing an operating speed of an electronic component.
9. The controller of claim 2, wherein the logic is further configured to maintain the throttle ratio parameter during reverse throttling operations of the first heat source and the second heat source.

10. The controller of claim 1, wherein the reverse throttling operations comprise at least one of: increasing a power level drawn by an electronic component; or increasing an operating speed of an electronic component.

11. An electronic device, comprising:
   at least one heat generating component; and
   a controller, comprising:
   logic, at least partially including hardware logic, configured to:
   define a control relationship between a first control loop associated with a first heat source and a second control loop associated with a second heat source; and
   enforce the control relationship during throttling operations of the first heat source and the second heat source.

12. The electronic device of claim 11, wherein the logic is configured to define a throttle ratio parameter between the first heat source and the second heat source.

13. The electronic device of claim 12, wherein the logic is further configured to:
   activate the first control loop; and
   track a number of throttle steps implemented by the first control loop.

14. The electronic device of claim 13, wherein the logic is further configured to:
   activate the second control loop; and
   set a throttle step delta parameter to the number of throttle steps implemented by the first control loop before activation of the second control loop.

15. The electronic device of claim 14, wherein the logic is further configured to:
   maintain the throttle ratio parameter during throttling operations of the first heat source and the second heat source.
16. The electronic device of claim 14, wherein the logic is further configured to:
maintain the throttle step delta parameter during throttling operations of the first heat source and the second heat source.

17. The electronic device of claim 15, wherein the logic is further configured to maintain a count of incomplete throttling operations.

18. The electronic device of claim 11, wherein the throttling operations comprise at least one of:
reducing a power level drawn by an electronic component; or
reducing an operating speed of an electronic component.

19. The electronic device of claim 12, wherein the logic is further configured to maintain the throttle ratio parameter during reverse throttling operations of the first heat source and the second heat source.

20. The electronic device of claim 11, wherein the reverse throttling operations comprise at least one of:
increasing a power level drawn by an electronic component; or
increasing an operating speed of an electronic component.

21. A computer program product comprising logic instructions stored on a non-transitory computer readable medium which, when executed by a controller, configure the controller to:
define a control relationship between a first control loop associated with a first heat source and a second control loop associated with a second heat source; and
enforce the control relationship during throttling operations of the first heat source and the second heat source.

22. The computer program product of claim 21, wherein the logic instructions configure the controller to define a throttle ratio parameter between the first heat source and the second heat source.

23. The computer program product of claim 22, wherein the logic is further configured to:
activate the first control loop; and
track a number of throttle steps implemented by the first control loop.

25
24. The computer program product of claim 23, wherein the logic is further configured to:
   activate the second control loop; and
   set a throttle step delta parameter to the number of throttle steps implemented by the first
   control loop before activation of the second control loop.

The computer program product of claim 24, wherein the logic is further configured to:
   maintain the throttle ratio parameter during throttling operations of the first heat source and
   the second heat source.
FIG. 1
Electronic Device 100
FIG. 3A

DEFINE CONTROL RELATIONSHIP 310

ENFORCE CONTROL RELATIONSHIP DURING THROTTLING OPERATIONS 312

FIG. 3C

DETERMINE THROTTLE STEP DELTA PARAMETER 350

MONITOR TEMPERATURE SENSOR(S) 352

TEMPERATURE >= THRESHOLD? 354

YES

THROTTLE HEAT SOURCES ACCORDING TO THROTTLE RATIO 356

REVERSE THROTTLE HEAT SOURCES ACCORDING TO THROTTLE RATIO 370

NO

MAINTAIN COUNT OF INCOMPLETE THROTTLE STEPS 358

MAINTAIN COUNT OF INCOMPLETE THROTTLE STEPS 372

MAINTAIN THROTTLE STEP DELTA PARAMETER 360

MAINTAIN THROTTLE STEP DELTA PARAMETER 374
DEFINE THROTTLE RATIO PARAMETER 320

MONITOR TEMPERATURE SENSOR(S) 322

No

TEMPERATURE₁ >= THRESHOLD? 324

Yes

ACTIVATE FIRST CONTROL LOOP 326

MONITOR THROTTLE OF FIRST HEAT SOURCE 328

TRACK NUMBER OF THROTTLE STEPS 330

MONITOR TEMPERATURE SENSOR(S) 332

No

TEMPERATURE₂ >= THRESHOLD? 334

Yes

ACTIVATE SECOND CONTROL LOOP 336

COORDINATE FIRST AND SECOND CONTROL LOOPS 338

FIG. 3B
Coordinated Control Loops for RATIO = 1

FIG. 4
FIG. 6
FIG. 9
FIG. 10
**INTERNATIONAL SEARCH REPORT**

**A. CLASSIFICATION OF SUBJECT MATTER**

G05D 23/19(2006.01)i  

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
G05D 23/19; G05D 23/00; G11C 11/406; G11C 11/4074

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
Korean utility models and applications for utility models  
Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
eKOMPASS(KIPO internal) & Keywords: controller, throttling, control loop, throttle ratio parameter, throttle step delta parameter

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Y</td>
<td>US 2010-0235014 Al (TSE-HSINE LIAO et a1 . ) 16 September 2010 See paragraphs [0037] - [0043] , [0046] ; claims 2, 7 ; and figures 2-4 .</td>
<td>1-25</td>
</tr>
<tr>
<td>A</td>
<td>wo 2006-072097 A2 (INTEL CORP .) 06 July 2006 See paragraphs [0012H0018] , [0021H0024] ; and figures 1, 3-6 .</td>
<td>1-25</td>
</tr>
<tr>
<td>A</td>
<td>KR 10-8060609 B1 (HYNIX SEMICONDUCTOR INC .) 25 February 2008 See paragraphs [0016H0029] , [0063]: [0075]; claim 1; and figures 1, 4 .</td>
<td>1-25</td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:
  "A" document defining the general state of the art which is not considered to be of particular relevance
  "E" earlier application or patent but published on or after the international filing date
  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
  "O" document referring to an oral disclosure, use, exhibition or other means
  "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search  
28 May 2015 (28.05.2015)

Date of mailing of the international search report  
28 May 2015 (28.05.2015)

Name and mailing address of the ISA/KR  
International Application Division  
Korean Intellectual Property Office  
189 Cheongsa-ro, Seo-gu, Daejeon Metropolitan City, 302-701, Republic of Korea  
Facsimile No. +82-42-472-7140

Authorized officer  
YU, Jae Chon  
Telephone No. +82-42-481-8647

Form PCT/ISA/210 (second sheet) (January 2015)
<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td>US 2007-0191993 Al</td>
<td>16/08/2007</td>
<td>CN 100550188 C</td>
<td>14/10/2009</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CN 101025994 A</td>
<td>29/08/2007</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CN 101025994 C</td>
<td>29/08/2007</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 4729511 B2</td>
<td>20/07/2011</td>
</tr>
<tr>
<td></td>
<td></td>
<td>KR 10-1060471 Bi</td>
<td>29/08/2011</td>
</tr>
<tr>
<td></td>
<td></td>
<td>KR 10-2008-0088640 A</td>
<td>02/10/2008</td>
</tr>
<tr>
<td></td>
<td></td>
<td>KR 10-2010-0111755 A</td>
<td>15/10/2010</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 200802400 A</td>
<td>01/01/2008</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 1301045 B</td>
<td>11/09/2008</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 8201416 B2</td>
<td>19/06/2012</td>
</tr>
<tr>
<td>US 2011-0320061 Al</td>
<td>29/12/2011</td>
<td>TW 201200996 A</td>
<td>01/01/2012</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 1398754 B</td>
<td>11/06/2013</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CN 101088063 A</td>
<td>12/12/2007</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DE 112005003324 B4</td>
<td>12/11/2009</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 200700966 A</td>
<td>01/01/2007</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 1294566 B</td>
<td>11/03/2008</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2006-0137377 Al</td>
<td>29/06/2006</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2011-0090640 Al</td>
<td>21/04/2011</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 8781641 B2</td>
<td>15/07/2014</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 8283609 B2</td>
<td>09/10/2012</td>
</tr>
</tbody>
</table>