(19) World Intellectual Property Organization

International Bureau



(43) International Publication Date 8 November 2001 (08.11.2001)

PCT

(10) International Publication Number WO 01/84702 A3

(51) International Patent Classification⁷: H04L 7/033, H03K 5/13

(21) International Application Number: PCT/US01/13637

(22) International Filing Date: 30 April 2001 (30.04.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

60/200.813 28 April 2000 (28.04.2000) US

- (71) Applicant: BROADCOM CORPORATION [US/US]; 16215 Alton Parkway, Irvine, CA 92618 (US).
- (72) Inventors: BUCHWALD, Aaron: 38 Via Rubino, Newport Coast. CA 92657 (US). WAKAYAMA, Myles: 16 Windham Lane. Laguna Niguel, CA 92677 (US). LE, Michael: 211 Sonoma Aisle, Irvine. CA 92618 (US). VAN ENGELEN, Jurgen: 27662 Aliso Creek Road, Apartment 4303, Aliso Viejo, CA 92656 (US). JIANG, Xicheng: 1 Silent Night, Irvine, CA 92612 (US). WANG, Hui: 242 Sonoma Aisle, Irvine, CA 92618 (US). BAUMER,

Howard, A.; 26041 El Prado, Laguna Hills, CA 92653 (US). MADISETTI, Avanindra; 5 Willow View Lane, Coto De Caza, CA 92679 (US).


- (74) Agents: SOKOHL, Robert et al.; Sterne, Kessler, Goldstein & Fox P.L.L.C., Suite 600, 1100 New York Avenue, N.W., Washington, DC 20005-3934 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW). Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM). European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR). OAPI patent (BF, BJ, CF, CG, Cl, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

[Continued on next page]

(54) Title: HIGH-SPEED SERIAL DATA TRANSCEIVER SYSTEMS AND RELATED METHODS



(57) Abstract: A high-speed serial data transceiver includes multiple receivers and transmitters for receiving and transmitting multiple analog, serial data signals at multi-gigabit-per-second data rates. Each receiver includes a timing recovery system for tracking a phase and a frequency of the serial data signal associated with the receiver. The timing recovery system includes a phase interpolator responsive to phase control signals and a set of reference signals having different predetermined phases. The phase interpolator derives a sampling signal, having an interpolated phase, to sample the serial data signal. The timing recovery system in each receiver independently phase-aligns and frequency synchronizes the sampling signal to the serial data signal associated with the receiver. A receiver can include multiple paths for sampling a received, serial data signal in accordance with multiple time-staggered sampling signals, each having an interpolated phase.



VO 01/84702 A3

WO 01/84702 A3



 before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

 $\textbf{(88)} \ \ \textbf{Date of publication of the international search report:}$

6 June 2002

INTERNATIONAL SEARCH REPORT

In tional Application No PCT/US 01/13637

A. CL.	ASSIFIC 7	H04L7/	SUBJECT 033	MATTER H03K5/13

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data

Citation of document, with indication. where appropriate, of the relevant passages	
EP 0 515 074 A (NAT SEMICONDUCTOR CORP) 25 November 1992 (1992-11-25)	1-19,21, 23, 25-42, 44-47, 49-94
page 3, line 26 - line 42 page 4, line 12 - line 36 figures 2-6	
US 6 002 279 A (NAVIASKY ERIC ET AL) 14 December 1999 (1999-12-14) column 4, line 16 -column 5, line 4 column 5, line 27 - line 35 column 5, line 59 -column 6, line 36 figures 2-6,9	1-94
	25 November 1992 (1992-11-25) page 3, line 26 - line 42 page 4, line 12 - line 36 figures 2-6 US 6 002 279 A (NAVIASKY ERIC ET AL) 14 December 1999 (1999-12-14) column 4, line 16 -column 5, line 4 column 5, line 27 - line 35 column 5, line 59 -column 6, line 36 figures 2-6,9

1	
X Further documents are listed in the continuation of box C.	X Patent family members are listed in annex.
 Special categories of cited documents: A¹ document defining the general state of the art which is not considered to be of particular relevance E¹ earlier document but published on or after the international filing date L¹ document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) O¹ document referring to an oral disclosure, use, exhibition or other means P¹ document published prior to the international filing date but later than the priority date claimed 	 *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *&* document member of the same patent family
Date of the actual completion of the international search 3 April 2002	Date of mailing of the international search report 11/04/2002
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Pieper, T

1

INTERNATIONAL SEARCH REPORT

In' tional Application No
PCT/US 01/13637

		PC1/US 01/1363/
C.(Continua	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 909 035 A (PHOENIX VLSI CONSULTANTS LTD) 14 April 1999 (1999-04-14) page 4, line 16 - line 33 page 5, line 23 -page 6, line 1 page 6, line 28 - line 30 page 6, line 57 -page 7, line 9 figures 7-10	1-94
Α	US 5 485 490 A (HOROWITZ MARK A ET AL) 16 January 1996 (1996-01-16) column 2, line 33 - line 40 column 4, line 60 -column 5, line 2 column 6, line 37 - line 43 column 8, line 1 - line 18 column 8, line 42 - line 53 column 9, line 4 - line 45 column 12, line 9 - line 10 figures 1,2,4,6,7,11	1-94
A	SIDIROPOULOS S ET AL: "A SEMIDIGITAL DUAL DELAY-LOCKED LOOP" IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE INC. NEW YORK, US, vol. 32, no. 11, 1 November 1997 (1997-11-01), pages 1683-1692, XP000752878 ISSN: 0018-9200 page 1684, paragraph B page 1688, paragraph C figures 2,9,10	1-94

1

INTERNATIONAL SEARCH REPORT

Information on patent family members

In tional Application No
PCT/US 01/13637

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0515074	A 25-11-1992	US 5132633 A DE 69209143 D1 DE 69209143 T2 EP 0515074 A2 JP 5227020 A KR 219871 B1	21-07-1992 25-04-1996 29-08-1996 25-11-1992 03-09-1993 01-09-1999
US 6002279	A 14-12-1999	AU 1112599 A WO 9922482 A1	17-05-1999 06-05-1999
EP 0909035	A 14-04-1999	EP 0909035 A2 US 6107848 A US 6242965 B1	14-04-1999 22-08-2000 05-06-2001
US 5485490	A 16-01-1996	US 5596610 A US 5799051 A	21-01-1997 25-08-1998