

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
25 August 2005 (25.08.2005)


PCT

(10) International Publication Number
WO 2005/078813 A1

- (51) International Patent Classification⁷: **H01L 33/00**
- (21) International Application Number:
PCT/KR2005/000361
- (22) International Filing Date: 5 February 2005 (05.02.2005)
- (25) Filing Language: Korean
- (26) Publication Language: English
- (30) Priority Data:
10-2004-0009529
13 February 2004 (13.02.2004) KR
- (71) Applicant (for all designated States except US): **EPIVAL-LEY CO., LTD.** [KR/KR]; 51-2, Neungpyeong-ri, Opo-eup, Kwangju-si, Kyunggi-do 464-892 (KR).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **YOO, Tae Kyung** [KR/KR]; 115-603, Samsung Raemian Apt., 629, Mabuk-ri, Kuseong-eup, Yongin-si, Kyunggi-do 449-912 (KR). **PARK, Eun Hyun** [KR/KR]; 802-405, Daechang Villa, Jungtap-dong, Bundang-gu, Seongnam-si, Kyunggi-do 463-835 (KR).
- (74) Agent: **AN, Sang Jeong**; 512-1906, 221, Gumi-dong, Bundang-gu, Seongnam-si, Kyunggi-do 463-715 (KR).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:
— with international search report

[Continued on next page]

(54) Title: III-NITRIDE COMPOUND SEMICONDUCTOR LIGHT EMITTING DEVICE



(57) Abstract: The present invention provides a III-nitride compound semiconductor light emitting device comprising an active layer (30) which emits light and is interposed between a lower contact layer (20) made of n-GaN and an upper contact layer (40) made of p-GaN, in which a sequential stack of a lattice mismatch-reducing layer L3 made of $\text{In}_x\text{Ga}_{1-x}\text{N}$, an electron supply layer L4 made of n-GaN or n- $\text{Al}_y\text{Ga}_{1-y}\text{N}$ and a crystal restoration layer L5 made of $\text{In}_z\text{Ga}_{1-z}\text{N}$ is interposed between the lower contact layer and the active layer, and further comprising an electron acceleration layer L1 made of n-GaN or undoped GaN and a heterojunction electron barrier-removing layer L2, thereby the lattice mismatch between the lower contact layer (20) and the active layer (30) can be reduced.



— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Description

III-NITRIDE COMPOUND SEMICOMDUCTOR LIGHT EMITTING DEVICE

Technical Field

- [1] The present invention relates to a III-nitride compound semiconductor light emitting device, and more particularly, to a III-nitride compound semiconductor light emitting device in which the lattice mismatch between an active layer and a lower contact layer made of n-GaN can be reduced and a reduction in thin film quality caused by the doping of an n-type dopant can be prevented.

Background Art

- [2] FIG. 1 is a cross-sectional view for illustrating a III-nitride compound semiconductor light emitting device according to the prior art.
- [3] Referring to FIG. 1, the prior III-nitride compound semiconductor light emitting device is fabricated in the following manner. The buffer layer 15 made of undoped GaN, the lower contact layer 20 made of n-GaN, the active layer 30 with a single-quantum-well structure or a multiple-quantum-well structure, and the upper contact layer 40 made of p-GaN, are sequentially deposited on the sapphire substrate 20. Then, mesa etching is performed in such a way to expose the lower contact layer 20. After the electrode layers 50, 60 and 70 to be used as electrodes are formed, the passivation film 80 is formed.
- [4] The multiple-quantum-well structure of the active layer 30 is composed of an alternate stack of quantum well layers and quantum barrier layers, in which the quantum well layers may be made of InGaN, and the quantum barrier layers may be InGaN or GaN. It is understood that, if all the quantum well layers and the quantum barrier layers are made of InGaN, the amount of indium (In) in the quantum barrier layers will be lower than the amount of indium in the quantum well layers.
- [5] The above-described prior III-nitride compound semiconductor light emitting device has a problem in that the lattice mismatch between the lower contact layer 20 and the active layer 30 is very large. The longer the wavelength of light to be emitted becomes, the larger the lattice mismatch becomes, thus making it more difficult to grow the active layer 30 with high quality. The III-nitride compound semiconductor has the property of piezoelectrics, which becomes stronger as the lattice mismatch becomes larger. Particularly, when the piezoelectric phenomenon occurs within the active layer 30, a change of the energy band shape of the active layer 30 will be caused, resulting in the distortion of the wave functions of holes and electrons, thus reducing light emitting efficiency in the active layer 30.

[6] Meanwhile, as the concentration of n-type dopants (e.g., silicon) in the III-nitride compound semiconductor becomes higher, the thin film quality of the III nitride compound semiconductor layer is deteriorated, and because of its influence, a thin film layer deposited thereon will also be deteriorated in quality. As a result, as the doping concentration of the lower contact layer 20 becomes higher, the thin film quality of the active layer adjacent thereto will be deteriorated, resulting in reductions in the thin film quality of the active layer and the reliability of a device.

[7] As described above, in the prior III-nitride compound semiconductor light emitting device, there are the problem of the lattice mismatch between the lower contact layer 20 and the active layer 30, and the problem of a reduction in the qualities of the lower contact layer 20 and the active layer 30, which is caused by n-type doping to the lower contact layer 20.

Disclosure of Invention

Technical Problem

[8] Accordingly, it is an object of the present invention to provide a III-nitride compound semiconductor light emitting device in which electrons can be effectively supplied to the active layer 30, and at the same time, the mismatch between the lower contact layer 20 and the active layer 30 can be reduced, and a reduction in the quality of the lower contact layer 20 and a thin film formed thereon, which is caused by n-type doping to the lower contact layer 20, can be prevented.

Technical Solution

[9] To achieve the above object, the present invention provides a III-nitride compound semiconductor light emitting device comprising an active layer which emits light and is interposed between a lower contact layer made of n-GaN and an upper contact layer made of p-GaN, in which a sequential stack of a lattice mismatch-reducing layer made of $\text{In}_x\text{Ga}_{1-x}\text{N}$, an electron supply layer made of n-GaN or n-Al $_y\text{Ga}_{1-y}\text{N}$ and a crystal restoration layer made of $\text{In}_z\text{Ga}_{1-z}\text{N}$ is interposed between the lower contact layer and the active layer.

[10] The active layer may have a single-quantum-well or multiple-quantum-well structure comprising quantum well layer made of $\text{In}_x\text{Ga}_{1-x}\text{N}$.

[11] The active layer may have a multiple-quantum structure composed of an alternate stacking of quantum well layers and quantum barrier layers, in which the lattice mismatch-reducing layer preferably has an energy band gap larger than the energy band gap of the quantum well layers and smaller than the energy band gap of the quantum barrier layers.

[12] The lattice mismatch-reducing layer preferably has a thickness of 10-1000Å.

[13] The lattice mismatch-reducing layer is preferably undoped.

- [14] The indium content of the lattice mismatch-reducing layer is preferably $0 < x \leq 0.4$.
- [15] The Al content of the electron supply layer is preferably $0 < y \leq 0.2$.
- [16] The electron supply layer preferably has a thickness of 10-500Å.
- [17] The doping concentration of the electron supply layer is preferably 5×10^{17} - 10×10^{21} atoms/cm³.
- [18] The active layer may have a multiple-quantum-well structure composed of an alternate stacking of quantum well layers and quantum barrier layers, in which the crystal restoration layer preferably has an energy band gap larger than the energy band gap of the quantum well layers and smaller than the energy bandgap of the quantum barrier layers.
- [19] The crystal restoration layer preferably has a thickness of 10-500Å.
- [20] The crystal restoration layer is preferably undoped.
- [21] The indium content of the crystal restoration layer is preferably $0 < z \leq 0.4$.
- [22] Between the lower contact layer and the lattice mismatch-reducing layer, a sequential stack of an electron acceleration layer made of n-GaN or undoped GaN and a heterojunction electron barrier-removing layer made of a higher doping concentration of n-GaN than that of the electron acceleration layer may be interposed.
- [23] When the electron acceleration layer is made of n-GaN, the doping concentration of the electron acceleration layer is preferably 1×10^{15} - 1×10^{18} atoms/cm³.
- [24] The electron acceleration layer preferably has a thickness of 100-10000Å.
- [25] The doping concentration of the heterojunction electron barrier-removing layer is preferably 1×10^{18} - 1×10^{21} atoms/cm³.
- [26] The heterojunction electron barrier-removing layer preferably has a thickness of 10-300Å.
- [27] The heterojunction electron barrier-removing layer may be a delta-doping layer.
- [28] Meanwhile, the heterojunction electron barrier-removing layer may also be composed of an alternate stack in a superlattice form of a first layer made of n-GaN having a higher doping concentration than that of the electron acceleration layer and a second layer made of undoped GaN or n-GaN having a lower doping concentration than that of the first layer. In this case, the doping concentration of the first layer is preferably 1×10^{18} - 1×10^{21} atoms/cm³. Furthermore, the thickness of each of the first and second layer is preferably 5-150Å and the thickness of the heterojunction electron barrier-removing layer is preferably 20-500Å.

Advantageous Effects

- [29] According to the present invention as described above, electrons can be effectively supplied to the active layer 30, and at the same time, the lattice mismatch between the lower contact layer 20 and the active layer 30 can be reduced and a reduction in the

quality of the lower contact layer 20 and a thin film formed thereon, which occurs due to n-type doping to the lower contact layer 20, can be prevented.

Brief Description of the Drawings

- [30] FIG. 1 is a cross-sectional view illustrating the prior III-nitride compound semiconductor light emitting device.
- [31] FIG. 2 is a cross-sectional view illustrating a III-nitride compound semiconductor light emitting device according to an embodiment of the present invention.
- [32] FIG. 3 is the energy-band diagram of the conduction band of each layer of the light emitting device shown in FIG. 2.
- [33] FIG. 4 is a graph showing the concentration of n-type dopant silicon in each of the layers shown in FIG. 2.
- [34] FIG. 5 is a heterojunction energy-band diagram in the case the lower contact layer 20 is in a direct contact with the lattice mismatch-reducing layer L3.
- [35] FIG. 6 is an energy-band diagram illustrating the roles of the electron acceleration layer L1 and the heterojunction electron barrier-removing layer L2.
- [36] FIG. 7 is a graph showing light output as a function of the thickness of the lattice mismatch-reducing layer L3.
- [37] FIG. 8 is a graph showing light output as a function of the indium of the lattice mismatch-reducing layer L3.
- [38] FIG. 9 is a graph showing light output as a function of the doping concentration of the electron supply layer L4.
- [39] FIG. 10 is a graph showing leakage current as a function of the thickness of the crystal restoration layer L5.
- [40] FIG. 11 is a graph showing forward driving voltage as a function of the doping concentration of the heterojunction electron barrier-removing layer L2.

Mode for the Invention

- [41] Hereinafter, the present invention will be described in detail with reference to the accompanying drawings. In the drawings, the same reference numerals as those in FIG. 1 represent elements performing the same functions, and a duplicate description thereof will be omitted.
- [42] The following embodiments are provided for a better understanding of the present invention and it will be obvious to any person skilled in the art that many modifications to these embodiments can be made within technical concept of the present invention. Accordingly, it should not be construed that the scope of the present invention is not limited to or by these embodiments.
- [43] FIG. 2 is a cross-sectional view illustrating a III-nitride compound semiconductor light emitting device according to an embodiment of the present invention.

- [44] Referring to FIG. 2, between the lower contact layer 20 and the active layer 30, the lattice mismatch-reducing layer L3 made of undoped $\text{In}_x\text{Ga}_{1-x}\text{N}$ to reduce strain caused by lattice mismatch is interposed. On the lattice mismatch-reducing layer L3, the electron supply layer L4 made of n- $\text{Al}_y\text{Ga}_{1-y}\text{N}$ to effectively supply electrons to the active layer 30 is deposited. On the electron supply layer L4, the crystal restoration layer L5 made of undoped $\text{In}_z\text{Ga}_{1-z}\text{N}$ to restore the quality of the electron supply layer L4 whose quality has been deteriorated due to doping is deposited. Thus, the active layer 30 is adjacent to the crystal restoration layer L5.
- [45] If necessary, in order to improve the operating properties of the inventive device having the lattice mismatch-reducing layer L3, a sequential stack of the electrode acceleration layer L1 made of n-GaN or undoped GaN and the heterojunction electron barrier layer L2 made of n-GaN may also be interposed between the lower contact layer 20 and the lattice mismatch-reducing layer L3.
- [46] FIG. 3 is the energy-band diagram of the conduction band of each layer of the device shown in FIG. 2, which was schematically plotted on the basis of the composition of the layer without considering the doping concentration of the layer. And, FIG. 4 shows the concentration of n-type dopant silicon in each of the layers shown in FIG. 2.
- [47] Referring to FIGS. 3 and 4, the lattice mismatch-reducing layer L3 and the crystal restoration layer L5 has an energy band gap larger than the energy band gap of the quantum well layers W and smaller than the energy band gap of the quantum barrier layer B. However, this does not mean that the lattice mismatch-reducing layer L3 and the crystal restoration layer L5 should have energy band gaps of the same size. The energy band gaps of the lattice mismatch-reducing layer L3 and the crystal restoration layer L5 vary depending on the amount of indium and become smaller as the amount of indium increases. The indium content of the crystal restoration layer L5 is preferably $0 < z \leq 0.4$.
- [48] When the lattice mismatch-reducing layer L3 and the crystal restoration layer L5 are doped, there will be a high possibility that their quality is deteriorated, thus causing problems in the reliability and light emitting efficiency of the device. For this reason, it is preferable that the lattice mismatch-reducing layer L3 and the crystal restoration layer L5 should not be intentionally doped.
- [49] In the present invention, the electron supply layer L4 whose quality has been deteriorated due to n-type doping is not directly adjacent to the active layer 30, but the crystal restoration layer L5 with no doping and thus with good quality is adjacent to the active layer 30. This allows the active layer 30 to be obtained with high quality, resulting in an increase in the light emitting efficiency of the active layer 30. FIG. 10 is a graph showing leakage current as a function of the thickness of the crystal restoration

layer L5. As can be seen in FIG. 10, the thickness of the crystal restoration layer is preferably 10-500Å and more preferably 150-500Å.

[50] If the lattice mismatch-reducing layer L3 is excessively thick, there will be a problem in that the series resistance of the device is increased, leading to an increase in the driving voltage of the device, because the layer L3 has not been intentionally doped. On the other hand, if the lattice mismatch-reducing layer L3 is excessively thin, there will be a problem in reducing the lattice mismatch between the lower contact layer 20 and the active layer 30. For these reason, the lattice mismatch-reducing layer L3 preferably has a thickness of 10-1000Å.

[51] Test results for a change in the light output of the light emitting device with a change in the thickness of the lattice mismatch-reducing layer L3 are shown in FIG. 7. These results were obtained at a light emitting wavelength around 470nm for the case where the lattice mismatch-reducing layer L3 has an indium content of 3%. As can be seen in FIG. 7, the light emitting device shows the highest light output when the lattice mismatch-reducing layer L3 has a thickness of 500-700Å at which the brightness is improved to a maximum of 50% as compared to the case out of this optimum thickness range.

[52] FIG. 8 shows light output as a function of the indium content of the lattice mismatch-reducing layer L3 when the thickness of the layer L3 is 500Å. As can be seen in FIG. 8, the light emitting device shows the highest light emitting efficiency at an indium content of about 3-4%.

[53] The thickness and indium content of the lattice mismatch-reducing layer L3 may have a variety of combinations depending on the degree of lattice mismatch between the lower contact layer 20 and the active layer 30. As the bandgap of the active layer 30 becomes smaller, it is preferred that the thickness and indium content of the lattice mismatch-reducing layer L3 have larger values.

[54] Although the introduction of the lattice mismatch-reducing layer L3 can provide the effect of improving the thin film properties of the active layer 30 by minimizing the lattice mismatch between the lower contact layer 20 and the active layer 30, it will cause the following two problems.

[55] First, since the lattice mismatch-reducing layer L3 has poor electrical conductivity because it has not been intentionally doped, electrons will feel a difficulty in migration from the lower contact layer 20 to the active layer 30. In other words, the number of electrons injected into the active layer 30 will be decreased, leading to a reduction in light emitting efficiency.

[56] Second, since the lattice mismatch-reducing layer L3 contains indium, the contact surface between the lattice mismatch-reducing layer L3 and the lower contact layer 20 below thereof will show heterojunction properties. Due to the heterojunction, an

electron energy barrier will be formed on the contact surface, so that the flow of electrons from the lower contact layer 20 to the active layer 30 will be obstructed. This will lead to an increase in driving voltage.

[57] To solve the first problem, the electron supply layer L4 made of $n\text{-Al}_{1-y}\text{Ga}_y\text{N}$ is formed on the lattice mismatch-reducing layer L3.

[58] The concentration of the n-type dopant in the electron supply layer L4 is preferably 5×10^{17} – 1×10^{21} atoms/cm³, and the thickness of the electron supply layer L4 is preferably 10–500 Å. And the Al content of the layer L4 is preferably $0 \leq y \leq 0.2$. The more the amount of Al becomes, the larger the bandgap becomes, and the lattice mismatch-reducing layer L3 and the crystal restoration layer L5, which are disposed above and below the electron supply layer L4, respectively, are all made of InGaN. Thus, in order to minimize the inconsistency between these two layers and the electron supply layer L4 in electron conduction band, the band gap of the electron supply layer L4 is limited to equal or greater value than the bandgap of GaN as described above.

[59] The introduction of the electron supply layer L4 is for solving the interference of electron supply to the active layer 13, which results from the introduction of the lattice mismatch-reducing layer L3, thereby improvements in light output and driving voltage are achieved.

[60] FIG. 9 is a graph showing light output characteristics as a function of the doping concentration of the electron supply layer L4. As shown in FIG. 9, at low doping concentration, the light output shows a tendency to decrease rapidly, which is a phenomenon resulting from insufficient electron supply caused by the lattice mismatch-reducing layer L3. It can be seen that the light output becomes optimal when the doping concentration of the electron supply layer L4 is about 5×10^{18} . At excessively high doping concentration, the light output shows a tendency to decrease, which seems to be a phenomenon occurring because a deterioration in thin film caused by excessive doping influences the active layer 30.

[61] Meanwhile, in order to solve the second problem, the heterojunction electron barrier-removing layer L2 made of highly doped n-GaN is formed below the lattice mismatch-reducing layer L3. The heterojunction electron barrier layer L2 is a delta doping layer having a higher doping concentration than that of the electron acceleration layer L1, which serves to remove an electron barrier caused by the heterojunction between the lower contact layer 20 and the lattice mismatch-reducing layer.

[62] The electron barrier by the heterojunction causes a problem in that it interferes with the flow of electrons from the lower contact layer 20 to the active layer 30, leading to a great increase in the driving voltage of the device. This problem becomes more serious as the indium content of the lattice mismatch L3 increases.

- [63] The heterojunction electron barrier-removing layer L2 preferably has a doping concentration of 1×10^{18} - 1×10^{21} atoms/cm³, and a thickness of 10-300Å. The heterojunction electron barrier-removing layer L2 should be very thin, and this thin thickness can be achieved by delta doping. This is because if the heterojunction electron barrier-removing layer L2 is thick, its quality will be deteriorated to make the properties of the thin film formed thereon poor, thus deteriorating the performance of the device.
- [64] If necessary, the heterojunction electron barrier-removing layer L2 may also consist of an alternate stack in a superlattice form of a first layer made of n-GaN having a higher doping concentration than that of the electron acceleration layer L1 and a second layer made of GaN or n-GaN having a lower doping concentration than that of the first layer. In this case, the doping concentration of the first layers is preferably 1×10^{18} - 1×10^{21} atoms/cm³. And, the thickness of each of the first and second layer is preferably 5-150Å and the thickness of the heterojunction electron barrier-removing layer is preferably 20-500Å. The construction of this superlattice form has an advantage in that it can improve the sensitivity of driving voltage to the thickness of the electron barrier-removing layer.
- [65] FIG. 11 is a graph showing forward driving voltage at 20 mA as a function of the doping concentration of the heterojunction electron barrier-removing layer L2. As can be seen in FIG. 11, at low doping concentration, the driving voltage increases up to 4V, and depending on the doping concentration, the driving voltage decreases up to 3.1 V. For reference, the forward driving voltage of the nitride compound semiconductor light emitting device, which is currently needed, is generally equal to or below 3.5 V at 20 mA.
- [66] In order to increase the role of the heterojunction electron barrier-removing layer L2, the electron acceleration layer L1 made of low concentration n-GaN or intentionally undoped GaN is preferably disposed below the heterojunction electron barrier-removing layer L2.
- [67] FIG. 5 is an energy band diagram for the case where the lower contact layer 20 and the lattice mismatch-reducing layer L3 are in direct contact with each other. From FIG. 5, it can be seen that electrons are difficult to pass to the lattice mismatch-reducing layer L3, due to the presence of the electron barrier resulting from the heterojunction.
- [68] FIG. 6 is an energy band diagram illustrating the roles of the electron acceleration layer L1 and the heterojunction electron barrier-reducing layer L2. As can be seen in FIG. 6, the energy band will be bent downward due to a difference in doping concentration between the electron acceleration layer L1 and the heterojunction electron barrier-removing layer L2. Thus, the electric field will occur in the opposite direction to the arrow, and by this electric field, electrons will be accelerated toward the heterojunction electron barrier-removing layer L2. Moreover, by the heterojunction

electron barrier-removing layer L2 having a high doping concentration, the height and width of the electron barrier caused by heterojunction will be reduced. This, by such two effects, electrons will be easily passed through the heterojunction electron barrier, resulting in a significant reduction in the driving voltage of the device.

- [69] For nitride compound semiconductors, at high n-type doping concentration, the thin film quality shows a tendency to decrease rapidly. For this reason, it is preferable that the electron acceleration layer L1 should not be intentionally doped or should be doped at a low concentration. when the electron acceleration layer L1 is doped, it will preferably have a doping concentration of 1×10^{15} - 1×10^{18} atoms/cm³ and a thickness of 10-10000Å.

Claims

- [1] A III-nitride compound semiconductor light emitting device comprising:
 an active layer emitting light and being interposed between a lower contact layer made of n-GaN and an upper contact layer made of p-type III-nitride compound semiconductor layer,
 an n-type electrode layer formed on the lower contact layer,
 a lattice mismatch-reducing layer made of $\text{In}_x\text{Ga}_{1-x}\text{N}$ ($x>0$), grown on the lower contact layer and having a thickness of 200-1000Å,
 an electron supply layer made of $\text{n-Al}_y\text{Ga}_{1-y}\text{N}$ ($y\geq 0$) and grown on the lattice mismatch-reducing layer, and
 a crystal restoration layer made of $\text{In}_z\text{Ga}_{1-z}\text{N}$ ($z>0$), grown on the electron supply layer and in contact with the active layer.
- [2] The III-nitride compound semiconductor light emitting device of Claim 1, wherein the active layer has a single-quantum-well or multiple-quantum-well structure comprising quantum well layer made of $\text{In}_x\text{Ga}_{1-x}\text{N}$.
- [3] The III-nitride compound semiconductor light emitting device of Claim 1, wherein the active layer has a multiple-quantum structure composed of an alternate stacking of quantum well layers and quantum barrier layers and the lattice mismatch-reducing layer has an energy band gap larger than the energy band gap of the quantum well layers and smaller than the energy band gap of the quantum barrier layers.
- [4] The III-nitride compound semiconductor light emitting device of Claim 1, wherein the lattice mismatch-reducing layer is undoped.
- [5] The III-nitride compound semiconductor light emitting device of Claim 1, wherein the indium content of the lattice mismatch-reducing layer is $0<x\leq 0.4$.
- [6] The III-nitride compound semiconductor light emitting device of Claim 1, wherein the Al content of the electron supply layer is $0<y\leq 0.2$.
- [7] The III-nitride compound semiconductor light emitting device of Claim 1, wherein the electron supply layer has a thickness of 10-500Å.
- [8] The III-nitride compound semiconductor light emitting device of Claim 1, wherein the doping concentration of the electron supply layer is 5×10^{17} - 10×10^{21} atoms/cm³.
- [9] The III-nitride compound semiconductor light emitting device of Claim 1, wherein the active layer has a multiple-quantum-well structure composed of an alternate stacking of quantum well layers and quantum barrier layers and the crystal restoration layer has an energy band gap larger than the energy band gap of the quantum well layers and smaller than the energy band gap of the quantum


barrier layers.

- [10] The III-nitride compound semiconductor light emitting device of Claim 1, wherein the crystal restoration layer has a thickness of 10-500Å.
- [11] The III-nitride compound semiconductor light emitting device of Claim 1, wherein the crystal restoration layer is undoped.
- [12] The III-nitride compound semiconductor light emitting device of Claim 1, wherein the indium content of the crystal restoration layer is $0 < z \leq 0.4$.
- [13] The III-nitride compound semiconductor light emitting device of Claim 1, comprising:
an electron acceleration layer made of n-GaN or undoped GaN and grown on the lower contact layer, and
a heterojunction electron barrier-removing layer made of a higher doping concentration of n-GaN than that of the electron acceleration layer and grown on the electron acceleration layer,
wherein the lattice mismatch-reducing layer is grown on the heterojunction electron barrier-removing layer.
- [14] The III-nitride compound semiconductor light emitting device of Claim 13, wherein the doping concentration of the electron acceleration layer is $1 \times 10^{15} - 1 \times 10^{18}$ atoms/cm³ when the electron acceleration layer is made of n-GaN.
- [15] The III-nitride compound semiconductor light emitting device of Claim 13, wherein the electron acceleration layer has a thickness of 100-10000Å.
- [16] The III-nitride compound semiconductor light emitting device of Claim 13, wherein the doping concentration of the heterojunction electron barrier-removing layer is $1 \times 10^{18} - 1 \times 10^{21}$ atoms/cm³.
- [17] The III-nitride compound semiconductor light emitting device of Claim 13, wherein the heterojunction electron barrier-removing layer has a thickness of 10-300Å.
- [18] The III-nitride compound semiconductor light emitting device of Claim 13, wherein the heterojunction electron barrier-removing layer is a delta-doping layer.
- [19] The III-nitride compound semiconductor light emitting device of Claim 1, wherein a sequential stack of an electron acceleration layer made of n-GaN or undoped GaN and a heterojunction electron barrier-removing layer is interposed between the lower contact layer and the lattice mismatch-reducing layer, and the heterojunction electron barrier-removing layer is composed of an alternate stack in a superlattice form of a first layer made of n-GaN having a higher doping concentration than that of the electron acceleration layer and a second layer made of undoped GaN or n-GaN having a lower doping concentration than that of the


first layer.

- [20] The III-nitride compound semiconductor light emitting device of Claim 19, wherein the thickness of each of the first and second layer is 5-150Å and the thickness of the heterojunction electron barrier-removing layer is 20-500Å.


[Fig. 1]




[Fig. 2]




[Fig. 3]




[Fig. 4]



[Fig. 5]




[Fig. 6]




[Fig. 7]

at 470nm, Indium: 3%, L4: 5×10^{18}




[Fig. 8]

at 470nm, thickness: 500A, L4: 5×10^{18} 


[Fig. 9]

at 470nm, L3: 300A, In: 3%




[Fig. 10]

at -5V



[Fig. 11]

at 20mA, L1: (3×10^{17} , 1000Å), L2: 100Å

INTERNATIONAL SEARCH REPORT

International application No.
PCT/KR2005/000361

A. CLASSIFICATION OF SUBJECT MATTER

IPC7 H01L 33/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L H01S

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean Patents and applications for inventions since 1975

Korean Utility models and applications for Utility models since 1975

Japanese Utility models and application for Utility models since 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

e-KIPASS: "lattice mismatch", "electron", "crystal"

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WO 99/46822 A1 (NICHIA CHEMICALS IND. LTD.) 16 SEPTEMBER 1999 see the whole documents	1 - 20
A	JP 9-266327 A (TOYODA GOSSEI CO., LTD.) 7 OCTOBER 1997 see the abstract, paragraphs [0006], [0015], [0016], [0023], [0024] , figures 1-5	1 - 20
A	JP 9-83016 A (NICHIA CHEMICALS IND. LTD.) 28 MARCH 1997 see the abstract, embodiment 1, figure 1	1 - 20
A	US 2001/0009134 A1 (LG ELECTRONICS INC.) 26 JULY 2001 see the abstract, figures 1-2	1 - 20

☐ Further documents are listed in the continuation of Box C.

☒ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

16 JUNE 2005 (16.06.2005)

Date of mailing of the international search report

17 JUNE 2005 (17.06.2005)

Name and mailing address of the ISA/KR



Korean Intellectual Property Office
920 Dunsan-dong, Seo-gu, Daejeon 302-701,
Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

KIM, Dong Yup

Telephone No. 82-42-481-5749



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/KR2005/000361

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 99/46822 A1	16.09.1999	AU 199927468 A1 CA 2322490 A1 CN 1292934 A EP 1063711 A1 JP 11112908 A JP 11112909 A JP 11330554 A JP 11340509 A JP 12232236 A JP 12232237 A JP 12244013 A JP 12244072 A JP 12286451 A JP 12286509 A JP 13168390 A JP 15204078 A JP 16343147 A JP 2000232236 A JP 2000232237 A JP 2000244013 A JP 2000244072 A JP 2000286451 A JP 2000286509 A JP 2001168390 A JP 2003204078 A JP 2004343147 A JP 3063756 B JP 3063757 B JP 3271661 B JP 3424629 B JP 3427265 B JP 3622562 B KR 1020010034578 A KR 1020040029165 A KR 1020040029166 A KR 1020040029167 A TW 437103B	27.09.1999 16.09.1999 25.04.2001 27.12.2000 20.04.1999 20.04.1999 30.11.1999 10.12.1999 22.08.2000 22.08.2000 08.09.2000 08.09.2000 13.10.2000 13.10.2000 22.06.2001 18.07.2003 02.12.2004 22.08.2000 22.08.2000 08.09.2000 08.09.2000 13.10.2000 13.10.2000 22.06.2001 18.07.2003 02.12.2004 12.07.2000 12.07.2000 02.04.2002 07.07.2003 14.07.2003 23.02.2005 25.04.2001 03.04.2004 03.04.2004 03.04.2004 28.05.2001
JP 9-266327 A	07.10.1997	NONE	
JP 9-83016 A	28.03.1997	NONE	
US 2001/0009134 A1	26.07.2001	KR 2000-25914 A US 6508878 B	06.05.2000 21.01.2003