

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau



(43) International Publication Date  
4 June 2015 (04.06.2015)



(10) International Publication Number  
**WO 2015/080598 A1**

(51) International Patent Classification:  
**H02M 3/37 (2006.01) H02H 7/122 (2006.01)**  
**H02M 5/00 (2006.01)**

(74) Agents: **ELLIS TERRY** et al.; PO Box 10932, The Terrace, Wellington 6143 (NZ).

(21) International Application Number:  
**PCT/NZ2014/000231**

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(22) International Filing Date:  
**7 November 2014 (07.11.2014)**

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK,

(25) Filing Language: **English**

(26) Publication Language: **English**


(30) Priority Data:  
**61/909,709 27 November 2013 (27.11.2013) US**

(71) Applicant: **POWERBYPROXI LIMITED [NZ/NZ]**; 5 Wilkins Street, Freemans Bay, Auckland, 1011 (NZ).

(72) Inventors: **ABDOLKHANI, Ali**; c/- Level 4, 43 College Hill, Freemans Bay, Auckland 1011 (NZ). **HU, Aiguo**; c/- Level 4, 43 College Hill, Freemans Bay, Auckland 1011 (NZ).

[Continued on next page]

(54) Title: INVERTER FOR INDUCTIVE POWER TRANSMITTER



(57) Abstract: A push-pull inverter for an inductive power transmitter including a DC power supply that supplies power to a first and second branches; a resonant inductor connected between a first node on the first branch and a second node on the second branch; a first switch, switched by a first switching signal, connected between the first node and a common ground; and a second switch, switched by a second switching signal, connected between the second node and the common ground. The first switching signal is based upon the second node when the second node is low and based upon a DC source when the second node is high. The second switching signal is based upon the first node when the first node is low and based upon a DC source when the first node is high.

Figure 2



SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, **Published:**  
GW, KM, ML, MR, NE, SN, TD, TG).

— *with international search report (Art. 21(3))*

## INVERTER FOR INDUCTIVE POWER TRANSMITTER

### FIELD OF THE INVENTION

5 This invention relates generally to an inverter. More particularly, the invention relates to an inverter of a novel configuration suitable for use in an inductive power transmitter.

### BACKGROUND OF THE INVENTION

10 Electrical converters are found in many different types of electrical systems. Generally speaking, a converter converts a supply of a first type to an output of a second type. Such conversion can include DC-DC, AC-AC and DC-AC electrical conversions. In some configurations a converter may have any 15 number of DC and AC 'parts', for example a DC-DC converter might incorporate an AC-AC converter stage in the form of a transformer.

20 The term 'inverter' may sometimes be used to describe a DC-AC converter specifically. Again, such inverters may include other conversion stages, or an inverter may be a stage in the context of a more general converter. Therefore, the term inverter should be interpreted to encompass DC-AC converters, either in isolation or in the context of a more general converter. For the sake of clarity, the remainder of this specification will refer to the DC-AC converter of the invention by the term 'inverter' without excluding the 25 possibility that the term 'converter' might be a suitable alternative in some situations.

30 One example of the use of inverters is in inductive power transfer (IPT) systems. IPT systems will typically include an inductive power transmitter and an inductive power receiver. The inductive power transmitter includes a

transmitting coil or coils, which are driven by a suitable transmitting circuit to generate an alternating magnetic field. The alternating magnetic field will induce a current in a receiving coil or coils of the inductive power receiver. The received power may then be used to charge a battery, or power a device or some other load associated with the inductive power receiver. Further, the transmitting coil and/or the receiving coil may be connected to a resonant capacitor to create a resonant circuit. A resonant circuit may increase power throughput and efficiency at the corresponding resonant frequency.

10 Ordinarily, the transmitting coil or coils are supplied with a suitable AC current generated by an inverter. The inverter may be configured or controlled to generate an AC current of a desired waveform, frequency, phase and amplitude. In some instances, it may be desirable for the frequency of the inverter to match the resonant frequency of the resonant 15 transmitting coil and / or the resonant receiving coil.

20 One known type of inverter used in IPT systems is a push-pull inverter. Push-pull inverters typically rely on an arrangement of switches that, by means of co-ordinated switching, cause the current to flow in alternating directions through an associated transmitting coil or coils. By controlling the switches, the output AC current supplied to the transmitting coils can be controlled.

25 A problem associated with push-pull inverters is that, in order to reduce switching losses and EMI interference, the switches should be controlled to be switched on and off when the voltage across the switch is zero i.e. zero-voltage switching (ZVS). Implementing ZVS often requires additional detection circuitry to detect the zero crossing and control circuitry to control the switches accordingly. This additional circuitry adds complexity and expense to the converter. Further, some detection and control circuitry may 30 not be able to meet the demands of high frequency inverters.

A further problem associated with known inverters is that dedicated startup circuitry is needed to get the circuit started until it reaches a steady state. Again, this adds complexity and cost to the converter.

5

WO2012145081 discloses a full-bridge power oscillator for a heater. The oscillator includes four switches in a full-bridge configuration that are selectively switched on and off. Additional two switches (normal push-pulls have two) add cost and complexity to the circuit design and control.

10

Paolucci J "Novel current-fed boundary-mode parallel-resonant push-pull converter" (2009) discloses a DC-DC converter with a ZVS resonant stage. However, the inverter requires an additional DC inductor to supply a quasi-constant DC current to the inverter. DC inductors, as relatively large components, add significant bulk to inverters, in addition to further cost. Further, the resonant stage relies on split resonant inductors, which may not be suitable for IPT systems.

15

The present invention provides an inverter for an inductive power transmitter that does not rely on complex circuitry to achieve ZVS, an inverter that maintains ZVS at high frequencies, an inverter that does not require dedicated startup circuitry, or at least provides the public with a useful choice.

20

## SUMMARY OF THE INVENTION

25

According to one exemplary embodiment there is provided a push-pull inverter for an inductive power transmitter including: a DC power supply that supplies power to a first branch and a second branch; a resonant inductor connected between a first node on the first branch and a second node on the

- second branch; a first switch, switched by a first switching signal, connected between the first node and a common ground; and a second switch, switched by a second switching signal, connected between the second node and the common ground, wherein the first switching signal is based upon the second node when the second node is low and based upon a DC source when the second node is high, and the second switching signal based upon the first node when the first node is low and based upon a DC source when the first node is high.
- 10 It is acknowledged that the terms "comprise", "comprises" and "comprising" may, under varying jurisdictions, be attributed with either an exclusive or an inclusive meaning. For the purpose of this specification, and unless otherwise noted, these terms are intended to have an inclusive meaning – i.e. they will be taken to mean an inclusion of the listed components which the 15 use directly references, and possibly also of other non-specified components or elements.

Reference to any prior art in this specification does not constitute an admission that such prior art forms part of the common general knowledge.

20

### **BRIEF DESCRIPTION OF THE DRAWINGS**

The accompanying drawings which are incorporated in and constitute part of the specification, illustrate embodiments of the invention and, together with the general description of the invention given above, and the detailed description of embodiments given below, serve to explain the principles of 25 the invention.

30 **Figure 1** shows a general representation of an inductive power transfer system;

- Figure 2** shows an inverter topology according to one embodiment;
- Figure 3** shows waveforms corresponding to the steady-state operation of the inverter of Figure 2;
- Figure 4** shows waveforms corresponding to the startup operation of the inverter of Figure 2; and
- Figure 5** shows waveforms corresponding to the steady state operation of the inverter of Figure 2 across a wide range of frequencies.

## DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION

10

Before discussing the inverter of the present invention, it is helpful to first consider an inductive power transfer (IPT) system. Figure 1 shows a representation of an IPT system 1. The IPT system includes an inductive power transmitter 2 and an inductive power receiver 3. The inductive power transmitter is connected to an appropriate power supply 4 (such as mains power). The inductive power transmitter may include an AC-DC converter 5 that is connected to an inverter 6. The inverter supplies a transmitting coil or coils 7 with an AC current so that the transmitting coil or coils generate an alternating magnetic field. In some configurations, the transmitting coils may also be considered to be separate from the inverter. The transmitting coil or coils may be connected to capacitors (not shown) either in parallel or series to create a resonant circuit.

Figure 1 also shows a controller 8 within the inductive power transmitter 2. The controller may be connected to each part of the inductive power transmitter. The controller may be adapted to receive inputs from each part of the inductive power transmitter and produce outputs that control the

operation of each part. Those skilled in the art will appreciate that the controller may be implemented as a single unit or separate units. Those skilled in the art will appreciate that the controller may be adapted to control various aspects of the inductive power transmitter depending on its 5 capabilities, including for example: power flow, tuning, selectively energising transmitting coils, inductive power receiver detection and/or communications.

The inductive power receiver 3 includes a receiving coil or coils 9 that is 10 connected to receiving circuitry 10 that in turn supplies power to a load 11. When the inductive power transmitter 2 and inductive power receiver are suitably coupled, the alternating magnetic field generated by the transmitting coil or coils 7 induces an alternating current in the receiving coil or coils. The receiving circuitry is adapted to convert the induced current into a form 15 that is appropriate for the load. The receiving coil or coils may be connected to capacitors (not shown) either in parallel or series to create a resonant circuit. In some inductive power receivers, the receiver may include a controller 12 which may, for example, controlling the tuning of the receiving coil or coils, or the power supplied to the load by the receiving circuitry.

20

Figure 2 shows an embodiment of an inverter 13 for an inductive power transmitter according to the present invention. The inverter may be suitable for the general inductive power transmitter 2 as discussed in relation to Figure 1. However, those skilled in the art will appreciate how the inverter 25 may be suitable for, or adapted to work in, other possible configurations of inductive power transmitters, and the invention should not be limited in this respect.

The inverter 13 includes a DC power supply 14 for supplying DC power to 30 the remainder of the inverter 13. In one embodiment, the DC power supply

may be an AC-DC converter (for example, the AC-DC converter 5 as discussed in relation to Figure 1). The operation of the AC-DC converter may be controlled by a suitable controller. It will be appreciated that the AC-DC converter may be controlled according to the particular requirements of the  
5 inductive power transmitter. For example, the AC-DC converter may be controlled so that the current or voltage of the DC power supplied to the inverter meets the power requirements of the inductive power transmitter or the power requirements of an associated inductive power receiver.

10 The DC power supply 14 supplies current to two branches of a bridge topology. For the sake of clarity these shall be called the first branch 15 and the second branch 16. Each branch includes a DC inductor i.e. a first DC inductor 17 and a second DC inductor 18. The DC inductors divide the average current supplied by the DC power supply in half. It will be  
15 appreciated that the effect of the DC inductors is to smooth out the current to make it essentially constant to the rest of the inverter as described in more detail below. That is to say, the inverter is 'current-fed'. As will be appreciated, these DC inductors are not involved in resonance, and are separate from the resonant tank comprising the resonant inductor and  
20 resonant capacitor described below.

25 The inverter 13 includes a resonant inductor 19 connected between the first branch 15 and the second branch 16 at a first node 20 and a second node 21 respectively. As will be described in more detail below, the switching of a pair of switches causes the direction of the current through the resonant inductor to alternate, resulting in an AC current. The resonant inductor may be connected to a resonant capacitor to create a resonant circuit. In Figure 2, the resonant inductor is connected in parallel to a resonant capacitor 22. As will be discussed in more detail later, at higher frequencies of operation, the  
30 resonant capacitor may be eliminated, with the resonance provided by the

capacitance of the pair of switches. In the context of an inductive power transmitter, the resonant inductor may be a transmitting coil or coils.

Figure 2 also shows a pair of switches connected between the first node 20 and the second node 21 to a common ground 23. For the sake of clarity these shall be called the first switch 24 and the second switch 25 respectively. It will be appreciated by those skilled in the art that if the first switch and the second switch are alternately switched on and off with a 50% duty cycle, there will be a resultant AC current through the resonant inductor 19. In order to ensure each switch is switched on when the voltage across each switch is zero (i.e. zero voltage switch), it is necessary to detect the voltage at either the first node or second node. In Figure 2, both the first switch and second switch are shown as n-channel MOSFETs which are switched by controlling the voltage at a first gate 26 or a second gate 27 respectively. Those skilled in the art will appreciate how the invention may be adapted for other types of suitable switches, and the invention is not limited in this respect.

Referring to the first switch 24 of Figure 2, the first gate 26 is connected to a first switching circuit 28. The first switching circuit is adapted to generate a first switching signal for controlling the voltage of the first gate and thus control the switching of the first switch. The first switching circuit includes a first diode 29 connected to the second node 21 and a first current limiting resistor 30 connected to the DC power supply 14.

25

In operation, when the second node 21 is in a low state (i.e. the second switch 25 is on and thus the second node is connected to ground 23), the first diode 29 is forward biased and thus the voltage at the first gate 26 is also in a low state, so therefore the first switch 24 is off. It will be appreciated that 30 because of the forward bias voltage across the first diode, the voltage at the

first gate may not be zero, however depending on the first diode, it will be sufficiently low. That is to say the first switching signal references the state of the second node, and if the state of the second node is low, then the first switching signal is based upon the second node.

5

However, when the second node 21 is in a high state (i.e. the second switch 25 is off and thus a voltage develops at the second node), the first diode 29 is reverse biased and thus the first switch 24 is drawing current from the first current limiting resistor 30, so the first switch is in a high state (i.e.  $V_{DC} - V_{R1}$ ).  
10 That is to say the first switch signal references the state of the second node, and if the state of the second node is high, then the first switching signal is based upon the DC power supply 14.

15 Referring to the second switch 25 of Figure 2, the second gate 27 is connected to a second switching circuit 31. The second switching circuit is adapted to generate a second switching signal for controlling the voltage of the second gate and thus control the switching of the second switch. The second switching circuit includes a second diode 32 connected to the first node 20 and a second current limiting resistor 33 connected to the DC  
20 power supply 14.

25 In operation, when the first node 20 is in a low state (i.e. the first switch 24 is on and thus the first node is connected to ground 23), the second diode 32 is forward biased and thus the voltage at the second gate 27 is also in a low state, therefore the second switch 25 is off. It will be appreciated that because of the forward bias voltage across the second diode, the voltage at the second gate may not be zero, however depending on the second diode, it will be sufficiently low. That is to say the second switching signal references the state of the first node, and if the state of the first node is low, then the  
30 second switching signal is based upon the first node.

However, when the first node 20 is in a high state (i.e. the first switch 24 is off and thus a voltage develops at the first node), the second diode 32 is reverse biased and thus the second switch 25 is drawing current from the second current limiting resistor 33, so the second switch is in a high state (i.e.  $V_{DC} - V_{R2}$ ). That is to say the second switch signal references the state of the first node, and if the state of the first node is high, then the second switching signal is based upon the DC power supply 14.

10 Simply, when the first switch 24 is switched off, this causes a higher voltage to develop at the first node 20. Since the first node is high, the second switch 25 is switched on, so the second node 21 is low. When the first node goes low, the second switch is switched off, which causes a voltage to develop at the second node. Since this second node is high, the first switch is switched on so the first node is low.

15 It will be appreciated that the net effect of the first switching circuit 28 and the second switching circuit 31 is that the first switch 24 and second switch 25 are effectively cross-coupled, with each switch alternately switching off and on with a 50% duty cycle. It will be further appreciated that since the switching of the switches is dependent on the voltage at the nodes 20 21, there is zero-voltage switching.

20 The waveforms related to the steady-state operation of the circuit will be discussed in more detail later.

25 The diodes 29 32 of the inverter 13 may be any suitable asymmetric current flow device. In one embodiment the diodes may be Schottky diodes so as to cope with the fast switching and low voltage drop required by a high frequency inverter. The diodes may include parallel capacitors to act as

speedup capacitors. Figure 2 shows a first speedup capacitor 34 and a second speedup capacitor 35 associated with the first diode 29 and second diode 32 respectively. It will be appreciated that such speedup capacitors speed up the switching on of the switches. Again, this may be particularly 5 desirable when fast switching is required in a high frequency inverter.

In Figure 2, the first switching circuit 28 and second switching circuit 31 are connected to the DC power supply 14 so that the first switching signal and second switching signal are based on the voltage of the DC power supply. It 10 will be appreciated that any DC source may be suitable. In some embodiments where the DC power supply has a high input voltage it may be preferable to have a separate DC source (not shown in Figure 2) connected to the first switching circuit and the second switching circuit. For example, in case of high power IPT systems, the DC power supply may need to supply 15 power to the inverter at a voltage that is too high for the switches, and therefore a separate DC power source connected to the switches may be suitable.

Those skilled in the art will appreciate how the relative sizes of the 20 components will need to be selected based on the requirements of the particular inverter, and the invention is not limited in this respect. The inverter circuit may be configured with consideration given to at least some of the following factors: the DC power source, the types of switches used, the types of diodes used, the size of the speed limiting resistors, the size of the 25 speed-up capacitors, the size of the resonant inductor, power loss tolerances, switching frequencies, and the desired waveform of the AC current.

Figure 3 shows waveforms associated with the steady-state operation of the inverter of Figure 2.

At time  $t_1$ , the voltage at the second node is high, so therefore the first gate voltage is based on the DC power supply, and is therefore  $V_{DC}-VR_1$ . Since the first gate voltage is high, the first switch is on, and therefore the first node is connected to ground. Since the state of the first node is low, the second diode is forward biased, and therefore the second gate voltage is  $V_{D2}$ , and the second switch is off.

At time  $t_2$ , the voltage at the second node (and across the resonant inductor) reaches zero. At this stage, the first diode becomes forward biased so the first diode voltage is  $V_{D1}$  and the first switch is switched off. Since the first switch is off, a voltage will develop at the first node. Since the voltage at the first node is high, the second diode will be reverse biased and the second gate voltage will be based on the DC power supply, and is therefore  $V_{DC}-VR_2$ .

At time  $t_3$ , the voltage at the first node (and across the resonant inductor) reaches zero. At this stage, the second diode becomes forward biased so the second diode voltage is  $V_{D2}$  and the second switch is switched off. Since the second switch is off, a voltage will develop at the second node. Since the voltage at the second node is high, the first diode will be reverse biased and the first gate voltage will be based on the DC power supply, and is therefore  $V_{DC}-VR_1$ .

At time  $t_4$ , the same situation as time  $t_2$  applies. Thus the cycle of switching will be repeated. It will be appreciated from the waveforms of Figure 3 that the operation of the first switching circuit and the second switching circuit maintain zero voltage switching. For example, the first switch will only be switched off once the second switch has been switched on (which in turn requires the voltage across the first switch to be zero). Further, the switching of the first switch and second switch is completely autonomous, not requiring a dedicated controller to detect zero-crossings or to control the gate

signals. The inverter will self-sustain its operation so long as there is DC power supplied to the inverter.

5 The inverter of the present invention does not require complex startup circuitry and can startup automatically. Figure 4 shows example waveforms during startup. To start at time  $t_1$ , both switches are turned off. At time  $t_2$ , the DC power supply is then switched on. Since both the first node and the second node are low, the first gate voltage and the second gate voltage will be based on the DC power supply ( $V_{DC}-iR/2$ ), and both switches will turn on.  
10 The current from the DC power supply will then build up in the DC inductors. At some point (time  $t_3$ ), a first zero crossing will be detected by either the first diode or the second diode (as shown in Figure 4). This will then cause the gate voltage for that switch to go low, and for that switch to turn off (e.g. the second switch in Figure 4). The gate voltage of the other  
15 switch will increase (to  $V_{DC}-iR$ , i.e.  $V_{DC}-V_R$ ) and that switch will remain on (e.g. the first switch in Figure 4). From which the normal operation of the inverter as shown in Figure 3 will continue. It will be appreciated that this startup method does not require dedicated startup circuitry.

20 Since the switching on of the switches of the inverter described above is driven directly by the DC power supply (or some separate DC source) via the two current limiting resistors (i.e. 30 33 in Figure 2), and the switching off is achieved by active shorting of the switches (i.e. 24 25 in Figure 2) via the diodes (i.e. 29 32 in Figure 2), the quality of switching signal can be maintained at a higher frequency without high power losses associated. Thus  
25 the inverter is able to operate under high frequency conditions. In one embodiment, the inverter may operate from low frequencies within the kHz range, e.g., from about 1 kHz to about 1000 kHz, up to high frequencies within the MHz range, e.g., up to about 10 MHz to about 100 MHz. Further,  
30 at such high frequencies, it may be possible to eliminate the separate

resonant capacitor connected to the resonant inductor, with the output capacitance of the first switch and the second switch being used instead to resonate with the resonant inductor.

5 For example, Figure 5 shows waveforms corresponding to the steady state operation at 91 kHz and 10 MHz respectively. The waveforms show the voltage across the resonant inductor ( $v_C$ ) and the current through the resonant inductor ( $i_L$ ). As will be seen, the increase in frequency has little effect on the quality of the output waveform.

10

It will be appreciated that the inverter described above achieves ZVS, even at high frequencies, without relying on separate circuitry to detect zero-crossings and to control the switches. Further, since there is no separate circuitry, the inverter is autonomous, self-sustaining its operation. Finally, the 15 inverter has a simple startup procedure not requiring separate dedicated startup circuitry.

While the present invention has been illustrated by the description of the 20 embodiments thereof, and while the embodiments have been described in detail, it is not the intention of the Applicant to restrict or in any way limit the scope of the appended claims to such detail. Additional advantages and modifications will readily appear to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details, 25 representative apparatus and method, and illustrative examples shown and described. Accordingly, departures may be made from such details without departure from the spirit or scope of the Applicant's general inventive concept.

**CLAIMS:**

1. A push-pull inverter for an inductive power transmitter including:
  - a. a DC power supply that supplies power to a first branch and a second branch;
  - 5 b. a resonant inductor connected between a first node on the first branch and a second node on the second branch;
  - c. a first switch, switched by a first switching signal, connected between the first node and a common ground; and
  - 10 d. a second switch, switched by a second switching signal, connected between the second node and the common ground,

wherein the first switching signal is based upon the second node when the second node is low and based upon a DC source when the second node is high, and the second switching signal based upon the first node when the first node is low and based upon a DC source when the first node is high.

2. The push-pull inverter as claimed in claim 1, wherein the DC source is the DC power supply.
3. The push-pull inverter as claimed in claim 1, wherein the first branch and the second branch each include a DC inductor, which are not part of the resonant inductor.
- 20 4. The push-pull inverter as claimed in claim 1, wherein the resonant inductor is connected in parallel to a resonant capacitor.

5. The push-pull inverter as claimed in claim 1, wherein the resonant inductor is resonant with the capacitances of the first switch and the second switch.
6. The push-pull inverter as claimed in claim 1, wherein the resonant inductor forms a transmitting coil of the inductive power transmitter.
7. The push-pull inverter as claimed in claim 1, wherein the frequency of operation is from about 1 kHz to up to about 100 MHz.
8. The push-pull inverter as claimed in claim 7, wherein the frequency of operation is up to about 10 MHz.
- 10 9. The push-pull inverter as claimed in claim 1, wherein a first gate of the first switch is connected to the second node by a first diode, such that when the first diode is forward biased, the first gate is driven by the second node and when the first diode is reverse biased, the first gate is driven by the DC source, and wherein a second gate of the second switch is connected to the first node by a second diode, such that when the second diode is forward biased, the second gate is driven by the first node and when the second diode is reverse biased, the second gate is driven by the DC source.
- 15 10. The push-pull inverter as claimed in claim 9, wherein the first diode is connected in parallel to a first speedup capacitor and the second diode is connected in parallel to a second speedup capacitor.




Figure 1




Figure 2




Figure 3

4/5




Figure 4




Figure 5

## INTERNATIONAL SEARCH REPORT

International application No.  
PCT/NZ2014/000231

## A. CLASSIFICATION OF SUBJECT MATTER

**H02M 3/337 (2006.01) H02M 5/00 (2006.01) H02H 7/122 (2006.01)**

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

Databases: EPODOC, WPI, INSPEC, Google, Google Patents and Google Scholar with keywords (push-pull, inverter, two, switch, IPT, inductor, signal, device) and like terms.

Espacenet: Applicant's name (Powerbyprox Limited), inventors names (Abdolkhani, Ali; Hu, Aiguo) and invention title (Inverter for Inductive Power Transmitter) searched with different combinations.

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
	Documents are listed in the continuation of Box C	

Further documents are listed in the continuation of Box C       See patent family annex

*	Special categories of cited documents:	
"A"	document defining the general state of the art which is not considered to be of particular relevance	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E"	earlier application or patent but published on or after the international filing date	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L"	document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O"	document referring to an oral disclosure, use, exhibition or other means	"&" document member of the same patent family
"P"	document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search 14 January 2015	Date of mailing of the international search report 14 January 2015
<b>Name and mailing address of the ISA/AU</b>  AUSTRALIAN PATENT OFFICE PO BOX 200, WODEN ACT 2606, AUSTRALIA Email address: pct@ipaaustralia.gov.au	<b>Authorised officer</b>  Nidhal Odeh AUSTRALIAN PATENT OFFICE (ISO 9001 Quality Certified Service) Telephone No. 0262832498

<b>INTERNATIONAL SEARCH REPORT</b> C (Continuation). <b>DOCUMENTS CONSIDERED TO BE RELEVANT</b>		International application No. <b>PCT/NZ2014/000231</b>
Category*		Relevant to claim No.
A	CN 103337964 A (UNIV NANJING AERONAUTICS) 02 October 2013 See Whole document, in particular: Abstract and Fig. 3.	1-10
A	US 7,180,759 B2 (LIPTAK et al.) 20 February 2007 See Whole document.	1-10

<b>INTERNATIONAL SEARCH REPORT</b> Information on patent family members	International application No. <b>PCT/NZ2014/000231</b>
--	---

This Annex lists known patent family members relating to the patent documents cited in the above-mentioned international search report. The Australian Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

<b>Patent Document/s Cited in Search Report</b>		<b>Patent Family Member/s</b>	
<b>Publication Number</b>	<b>Publication Date</b>	<b>Publication Number</b>	<b>Publication Date</b>
CN 103337964 A	02 October 2013		
US 7,180,759 B2	20 February 2007	US 7180759 B2	20 Feb 2007
		EP 1813013 A1	01 Aug 2007
		EP 1813013 B1	05 Mar 2014
		WO 2006050470 A1	11 May 2006

**End of Annex**