US00D756306S

(12) United States Design Patent

Aoki

(10) Patent No.: US D756,306 S
(45) Date of Patent: ** May 17, 2016

(54) **ADAPTOR FOR CONNECTING A FLAT CIRCUIT DEVICE TO AN ELECTRICAL CONNECTOR**

(71) Applicant: **DAI-ICHI SEIKO CO., LTD.**, Kyoto (JP)

(72) Inventor: **Hideki Aoki**, Ogoori (JP)

(73) Assignee: **DAI-ICHI SEIKO CO., LTD.**, Kyoto (JP)

(**) Term: **14 Years**

(21) Appl. No.: **29/515,378**

(22) Filed: **Jan. 22, 2015**

(30) **Foreign Application Priority Data**

Jul. 23, 2014 (JP) 2014-015924

(51) **LOC (10) Cl.** **13-03**

(52) **U.S. Cl.**
USPC **D13/154**

(58) **Field of Classification Search**
USPC ..... D13/146, 147, 149, 153, 154, 155, 156, D13/157, 158, 160, 173, 184, 199; 439/79, 439/83, 108, 701, 62, 74, 190, 207; 174/19, 174/21 R, 21 JS, 24, 66, 67, 652, 668, 659, 174/656, 654; 361/679.31, 801
CPC H02G 3/14; H02G 3/08; H02G 3/04; H02G 5/00; H02G 5/02; H02G 5/04; H02G 5/08; H02G 5/10; H05K 7/1405; H05K 7/1402
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

D213,783	S *	4/1969	Laybourn et al.	D14/435
D409,160	S *	5/1999	Sonntag	D13/184
6,210,203	B1 *	4/2001	Ma	H05K 7/1431 439/374
D442,568	S *	5/2001	Masuo	D13/182
6,319,037	B1 *	11/2001	Lai	H01R 12/7005 361/801
6,619,973	B2 *	9/2003	Perino	H01R 12/7005 439/327
D567,775	S *	4/2008	Simon	D13/184
D568,840	S *	5/2008	Hsu	D13/184
8,570,731	B2 *	10/2013	Zhang	H01R 12/7058 361/679.31

(Continued)

FOREIGN PATENT DOCUMENTS

JP	D1344944	S	10/2008
JP	D1351217	S	1/2009

(Continued)

Primary Examiner — Ian Simmons
Assistant Examiner — Harold Blackwell, II
(74) *Attorney, Agent, or Firm* — Studebaker & Brackett PC

(57) **CLAIM**

The ornamental design for an adaptor for connecting a flat circuit device to an electrical connector, as shown and described.

DESCRIPTION

FIG. **1** is a front, top and left side perspective view of an adaptor for connecting a flat circuit device to an electrical coaxial, which shows my new design;
FIG. **2** is a front, bottom and left side perspective view thereof;
FIG. **3** is a top plan view thereof;
FIG. **4** is a bottom plan view thereof;
FIG. **5** is a front view thereof;
FIG. **6** is a rear view thereof;
FIG. **7** is a right side view thereof, the left side view is a mirror image thereof; and,
FIG. **8** is a reference front, top and left side perspective view of the adaptor put in practical use.
The broken lines in the FIGS. **1-7** illustrate portions of the adaptor for connecting a flat circuit device to an electrical connector which form no part of the claimed design. The broken line portions shown in FIG. **8** illustrates environmental subject matter only and form no part of the claimed design.

1 Claim, 8 Drawing Sheets



(56) **References Cited**

U.S. PATENT DOCUMENTS

9,172,164	B2 *	10/2015	Tang	H01R 12/721
D747,281	S *	1/2016	Andresen	D13/199
2006/0018086	A1 *	1/2006	Liu	G06F 1/184 396/679.41
2006/0264096	A1 *	11/2006	Johnson	G01R 1/0416 439/566
2014/0357108	A1 *	12/2014	Aoki	H01R 12/772 439/329
2014/0357123	A1 *	12/2014	Aoki	H01R 13/6581 439/607.55

FOREIGN PATENT DOCUMENTS

JP	D1355630	S	3/2009
JP	D1385597	S	3/2010
JP	D1407136	S	1/2011

* cited by examiner

FIG. 1



FIG. 2



FIG. 3



FIG. 4



FIG. 5

FIG. 6

FIG. 7

FIG. 8