

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
3 February 2005 (03.02.2005)

PCT

(10) International Publication Number
WO 2005/010993 A1

(51) International Patent Classification⁷: **H01L 29/06**,
23/00

(21) International Application Number:
PCT/US2004/022355

(22) International Filing Date: 14 July 2004 (14.07.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/625,109 22 July 2003 (22.07.2003) US

(71) Applicant (for all designated States except US): **INTEL CORPORATION** [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **WANG, Zhiyong** [US/CN]; 2129 West Wildhorse Drive, Chandler, AZ 85248 (US). **SHI, Song-Hua** [US/US]; 233 West Pelican Drive,

Chandler, AZ 85248 (US). **SKOGLUND, Lars** [US/US]; 5530 West Mercury Way, Chandler, AZ 85226 (US). **DIAS, Rajen** [US/US]; 4134 East Windsong Drive, Phoenix, AZ 85048 (US).


(74) Agents: **VINCENT, Lester, J.** et al.; Blakely, Sokoloff, Taylor & Zafman, 7th Floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),

[Continued on next page]

(54) Title: ELECTRONIC ASSEMBLY HAVING A DIE WITH ROUNDED CORNER EDGE PORTIONS AND A METHOD OF FABRICATING THE SAME



(57) Abstract: The invention provides an electronic assembly comprising a carrier substrate (36), a die (20), and a solidified underfill material (38). The carrier substrate (36) has an upper plane. The die (20) has a die substrate and an integrated circuit (20) formed on one side of the die substrate. The die (20) has a lower major surface over the upper plane, an upper major surface, and a plurality of side edge surfaces (26) from the upper major surface to the lower major surface. A corner edge portion where extensions of two of the side edge surfaces meet has been removed. The solidified underfill material (38) is located between and contacts both the upper plane of the carrier substrate (36) and the lower surface of the die (20).



European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

Published:

— *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

**ELECTRONIC ASSEMBLY HAVING A DIE WITH ROUNDED
CORNER EDGE PORTIONS AND A METHOD OF FABRICATING
THE SAME**

BACKGROUND OF THE INVENTION

1). Field of the Invention

5 [0001] This invention relates generally to an electronic assembly of the kind having a die with an integrated circuit formed thereon, and more specifically to prevention of cracking of the electronic assembly due to differences in coefficients of thermal expansion of the die, an underfill material below the die, and a package substrate.

10

2). Discussion of Related Art

[0002] Integrated circuits are formed in rows and columns on semiconductor wafers, which are subsequently "singulated" or "diced" by directing a blade of a saw through scribe streets in x- and y-directions between the integrated circuits.

15 Resulting dies have conductive interconnection members that can be placed on contact terminals of a package substrate, and be soldered to the contact terminals.

[0003] A package substrate typically has a coefficient of thermal expansion (CTE) which is higher than that of the die, which creates stresses on the interconnection members when the electronic assembly heats up and cools down.

20 An epoxy underfill material is often applied to the package substrate, flows into a space between the package substrate and the die under capillary action, and is

subsequently cured at a high temperature. The stresses on the interconnection members are redistributed to the solidified underfill material.

[0004] The underfill material typically has a CTE which is even higher than that of the substrate, which creates stresses on certain areas of the die when the assembly cools down after the underfill material is cured. These stresses are particularly high at corner edge portions of the die where side edge surfaces thereof meet, and may cause cracking in the die, the underfill material, or in the package substrate at or near the corner edge portions of the die.

[0005]

10 [0006] BRIEF DESCRIPTION OF THE DRAWINGS

[0007] The invention is described by way of example with reference to the accompanying drawings, wherein:

[0008] Figure 1 is a plan view of a semiconductor wafer having a plurality of integrated circuits formed thereon;

15 [0009] Figure 2 is a cross-sectional side view of a portion of the semiconductor wafer which is mounted on a support layer;

[0010] Figure 3 is a plan view of the wafer after the wafer has been singulated into individual dies;

[0011] Figure 4 is a view similar to Figure 2, illustrating a blade of a saw as it travels through the wafer;

20 [0012] Figure 5 is a view similar to Figure 4, further illustrating a laser that is used to remove portions of the dies;

[0013] Figure 6 is an enlarged plan view illustrating a region of one of the dies where a corner edge portion thereof is removed;

[0014] Figure 7 is a top plan view of an electronic assembly that includes one of the dies;

5 [0015] Figure 8 is a cross-sectional side view of the electronic assembly on 8-8 in Figure 7; and

[0016] Figure 9 is a cross-sectional view on 9-9 in Figure 7.

DETAILED DESCRIPTION OF THE INVENTION

10 [0017] Figures 1 and 2 of the accompanying drawings illustrate a semiconductor wafer 10 which has been attached to a supporting layer 12, typically made of Mylar®, for purposes of sawing the wafer 10. The wafer 10, as will be commonly understood, has a plurality of identical circuits 14 that are replicated in rows and columns across a circular area of the wafer. Scribe streets 16 are defined in x- and
15 y-directions between the circuits 14. A respective rectangular guard ring (not shown) surrounds each respective circuit 14.

[0018] As illustrated in Figures 3 and 4, a blade 18 of a saw is directed through the wafer (10 in Figure 1) so that the wafer is singulated into individual dies 20. The blade 18 is not intended to cut through the supporting layer 12, but may cut it
20 partially. The dies 20 are attached to the supporting layer 12, and the supporting layer 12 maintains the dies 20 in their original position of Figure 1. The blade 18 is directed through the scribe streets (16 in Figure 1) and between the guard rings so

that the circuits 14 are protected by the guard rings. Each die 20 includes a respective one of the circuits 14.

[0019] Figure 5 illustrates further processing of the dies 20, wherein a laser 22 is used to remove portions of the dies 20. The laser 22 is preferably an Excimer

5 laser, because an Excimer laser beam does not transfer heat to an object that is being ablated. The laser 22 is positioned above the dies 20, and a laser beam 23 is directed by the laser 22 onto one of the dies 20. Laser is preferred over grinding and milling because of the possibility to produce higher volumes. Laser is also preferred over etching because of tighter control over dimensional tolerances.

10 [0020] Figure 6 illustrates a portion of one of the dies 20 after a corner edge portion 24 thereof has been removed with the laser 22 in Figure 5. Before removal of the corner edge portion 24, the die 20 has two side edge surfaces 26 that meet at right angles to one another at a corner edge 28. After removal of the corner edge portion 28, the die 20 has a rounded surface 30 that joins remaining portions of the

15 side edge surfaces 26. The corner edge portion 24 is thus bound by the rounded surface 30 and extensions 32 of the side edge surfaces 26.

[0021] The rounded surface 30 may have a radius (R) of between 50 μm and 1000 μm . The corner edge portion 24 accordingly has an area of between 537 μm^2 and 860000 μm^2 . The purpose for providing these ranges is merely to establish that

20 the intent is to differentiate over the tiny radii found on sharp, even knifelike edges.

[0022] Referring to Figure 3, the process of removing a corner edge portion from one of the dies 20 is repeated on all four corners of each one of the rectangular

dies 20. It can thus be seen that removal of the corner edge portions is automated by removing the corner edge portions directly after the dies 20 are singulated, but before the dies 20 are removed from the supporting layer 12.

[0023] Figures 7 and 8 illustrate an electronic assembly 34 that includes a
5 package substrate 36, one of the dies 20, and an underfill material 38. The package substrate 36 includes a carrier substrate 40 and a plurality of contact terminals 42 formed at an upper surface of the carrier substrate 40. The die 20 also has a plurality of contact pads 44 and a plurality of conductive solder ball interconnection members 46, each attached to a respective one of the contact pads
10 44.

[0024] The die 20 is placed on the package substrate 36 so that each one of the interconnection members 46 is on a respective one of the contact terminals 42. The contact terminals 42 are in rows and columns forming an array, and the interconnection members 46 have a pattern that matches the pattern of the contact
15 terminals 42. The entire assembly, excluding the underfill material 38, is then heated in a reflow oven so that the interconnection members 46 melt, and is subsequently allowed to cool. The interconnection members 46 are so soldered and secured to the contact terminals 42.

[0025] The underfill material 38 is an epoxy that is applied in liquid form on the
20 package substrate 36 around the die 20. Capillary forces draw the liquid underfill material 38 into a space between an upper surface of the carrier substrate 40 and a lower surface of the die 20 between the interconnection members 46. The entire volume between the die 20 and the carrier substrate 40 is substantially filled with

the liquid underfill material 38, and some of the underfill material 38 also forms on side edge surfaces 26 of the die 20.

[0026] As illustrated in Figure 9, the rounded surface 30 has formed through an entire thickness 50 of the die 20. The die 20 typically has a thickness of about 5 750 μm , and the rounded surface 30 thus also has a thickness of 750 μm . The underfill material 38 is also formed on a lower portion of the rounded surface 30.

[0027] The entire assembly illustrated in Figures 7, 8, and 9 is then located in an oven and heated to a temperature sufficient to allow the underfill material 38 to cure. Curing solidifies the underfill material 38. The assembly 34 is then allowed 10 to cool. The underfill material 38 has a CTE of between 16 and 50 $\text{ppm}/^{\circ}\text{C}$, the die 20 has a CTE of approximately 4 $\text{ppm}/^{\circ}\text{C}$, and the package substrate 36 has a CTE of approximately 20 $\text{ppm}/^{\circ}\text{C}$. The different coefficients of thermal expansion creates stresses on the die 20 when the electronic assembly 34 is allowed to cool after curing of the underfill material 38. These stresses are 15 particularly high at sharp edges. By removing the corner edge portion 24, these stresses are reduced. Rounded corners, as opposed to, for example, faceted corners, are particularly effective for reducing stresses. Dome-shaped corners may be even more effective to reduce stresses than cylindrically rounded corners, but may be more difficult to manufacture. By reducing the stresses, cracking of 20 any part of the electronic assembly is avoided in a region where side edge surfaces thereof meet.

[0028] While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are

merely illustrative and not restrictive of the current invention, and that this invention is not restricted to the specific constructions and arrangements shown and described since modifications may occur to those ordinarily skilled in the art.

CLAIMS

What is claimed:

1. An electronic assembly, comprising:

a carrier substrate having an upper plane;

5 a die having a die substrate and an integrated circuit formed on one side of the die substrate, the die having a lower major surface over the upper plane, an upper major surface, and a plurality of side edge surfaces from the upper major surface to the lower major surface, a corner edge portion where extensions of two of the side edge surfaces meet, having been removed; and

10 a solidified underfill material between and contacting both the upper plane of the carrier substrate and the lower surface of the die.

2. The electronic assembly of claim 1, wherein the corner edge portion has an area of between $537 \mu\text{m}^2$ and $860000 \mu\text{m}^2$.

15

3. The electronic assembly of claim 1, wherein the die is rounded at the corner edge portion.

4. The electronic assembly of claim 3, wherein the die has a radius of between
20 $50 \mu\text{m}$ and $1000 \mu\text{m}$ at the corner edge portion.

5. The electronic assembly of claim 3, wherein an entire thickness of the die from the upper to the lower major surface is rounded.

6. The electronic assembly of claim 1, wherein the underfill material has a different CTE than the substrate.

5 7. The electronic assembly of claim 1, further comprising:
a plurality of conductive interconnection members between and electrically connecting the carrier substrate to the die, the underfill material being disposed between the conductive interconnection members.

10 8. An electronic component, comprising:
a die having a die substrate and an integrated circuit formed on the die substrate, the die having upper and lower major surfaces and a plurality of side edge surfaces from the upper to the lower major surface, a corner edge portion where extensions of two of the side edge surfaces meet, having been removed.

15

9. The electronic component of claim 8, wherein the corner edge portion has an area of between $537 \mu\text{m}^2$ and $860000 \mu\text{m}^2$.

10. The electronic component of claim 8, wherein the die is rounded at the
20 corner edge portion.

11. The electronic component of claim 10, wherein the die has a radius of between $50 \mu\text{m}$ and $1000 \mu\text{m}$ at the corner edge portion.

12. The electronic component of claim 10, wherein an entire thickness of the die from the upper to the lower major surface is rounded.

5 13. The electronic component of claim 8, further comprising:
a plurality of conductive interconnection members on a side of the die of the integrated circuit.

14. The electronic component of claim 13, wherein the conductive
10 interconnection members are solder balls.

15. A method of making microelectronic dies, comprising:
singulating a wafer substrate on which a plurality of integrated circuits are formed into a plurality of dies, each die including a respective one of the
15 integrated circuits, and each die having opposing major surfaces and a plurality of side edge surfaces connecting the major surfaces; and
removing a corner edge portion of each die where two side edge surfaces of the respective die meet.

20 16. The method of claim 15, wherein the portions are removed after the dies are singulated.

17. The method of claim 15, wherein the portions are removed with an Excimer

laser beam.

18. A method of constructing an electronic assembly, comprising:

mounting a die having a die substrate and an integrated circuit formed on

5 the die substrate over a carrier substrate with an underfill material between and contacting both one major surface of the die and a plane of the carrier substrate;

heating the underfill material to cure the underfill material; and

allowing the underfill material to cool, the die having side edge surfaces

from the one major surface to an opposing major surface thereof, a corner portion

10 where two of the side edge surfaces meet, having been removed to reduce stresses that may crack the die due to differential coefficients of thermal expansion of the die and the underfill material.

19. The method of claim 18, further comprising:

15 singulating a wafer substrate on which a plurality of integrated circuits are formed into a plurality of dies, each including a respective one of the integrated circuits, and each die having opposing major surfaces and a plurality of side edge surfaces connecting the major surfaces; and

removing a corner edge portion of each die where two side edge surfaces of

20 the respective die meet, one of the dies being the die that is mounted.

20. The method of claim 19, wherein the portions are removed with an Excimer laser beam.




FIG. 1




FIG. 2

2/5




FIG. 3




FIG. 4

3/5




FIG. 5




FIG. 6

4/5




FIG. 7




FIG. 8




FIG. 9

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US2004/022355

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H01L29/06 H01L23/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 969 504 A (SHINKO ELEC IND) 5 January 2000 (2000-01-05)	1,6-9, 13-16, 18,19
Y	paragraphs '0010!, '0011!, '0014!, '0017!, '0021!, '0039!; figures 6,7	2-5,20
X	US 2001/001215 A1 (SAVASTIOUK SERGEY ET AL) 17 May 2001 (2001-05-17) paragraphs '0033!, '0034!; figures 5,6	1-16,18, 19
X	DE 197 24 909 A (MITSUBISHI ELECTRIC CORP ; SANKEN ELECTRIC CO LTD (JP)) 17 December 1998 (1998-12-17) column 3, line 9 - line 66; figures 1,3,4	1-16,18, 19
	----- -/--	

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

24 November 2004

Date of mailing of the international search report

01/12/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Ahlstedt, M

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US2004/022355

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X Y A	DE 101 07 149 A (INFINEON TECHNOLOGIES AG) 12 September 2002 (2002-09-12) paragraphs '0003! - '0015!, '0024!, '0024!; claims 1,6,7; figures 1a,1b	8,9,15, 16 17,20 1,2,6,7, 13,14, 18,19
X Y A	PATENT ABSTRACTS OF JAPAN vol. 1998, no. 06, 30 April 1998 (1998-04-30) -& JP 10 041438 A (FUJITSU TEN LTD), 13 February 1998 (1998-02-13) the whole document abstract; figure 2	8-13,15, 16 2-5 1-7,14, 18,19
X A	US 5 250 341 A (KOBAYASHI MAKOTO ET AL) 5 October 1993 (1993-10-05) figures 2a,2b	8-13,15, 16 1-7,14, 18,19
X A	FR 2 750 233 A (SOLAIC SA) 26 December 1997 (1997-12-26) page 1, line 21 - line 27; claims 1,4; figures 4,5 page 2, line 7 - line 24 page 3, line 1 - line 22 page 6, line 5 - line 11	8-13,15, 16 1-7,14, 18,19
Y	US 5 214 261 A (ZAPPELLA PIERINO I) 25 May 1993 (1993-05-25) column 1, line 40 - line 51	17,20

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US2004/022355

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0969504	A	05-01-2000	JP 11186326 A EP 0969504 A1 US 6303998 B1 WO 9934436 A1	09-07-1999 05-01-2000 16-10-2001 08-07-1999
US 2001001215	A1	17-05-2001	US 6184060 B1 US 2002013061 A1 EP 1266399 A2 JP 2003521120 T WO 0156063 A2 US 2002084513 A1 US 2002127868 A1 US 2003085460 A1 US 2002063311 A1 US 6420209 B1 EP 1387401 A2 EP 0948808 A1 JP 3537447 B2 JP 2000510288 T KR 2000052865 A WO 9819337 A1	06-02-2001 31-01-2002 18-12-2002 08-07-2003 02-08-2001 04-07-2002 12-09-2002 08-05-2003 30-05-2002 16-07-2002 04-02-2004 13-10-1999 14-06-2004 08-08-2000 25-08-2000 07-05-1998
DE 19724909	A	17-12-1998	AU 722964 B2 JP 9181229 A DE 19724909 A1 AU 2370797 A FR 2742925 A1 GB 2308736 A ,B KR 239128 B1 US 5998239 A US 5917245 A	17-08-2000 11-07-1997 17-12-1998 03-12-1998 27-06-1997 02-07-1997 15-01-2000 07-12-1999 29-06-1999
DE 10107149	A	12-09-2002	DE 10107149 A1	12-09-2002
JP 10041438	A	13-02-1998	NONE	
US 5250341	A	05-10-1993	JP 2687661 B2 JP 3275394 A DE 4109959 A1 FR 2660092 A1 US 5346576 A	08-12-1997 06-12-1991 02-10-1991 27-09-1991 13-09-1994
FR 2750233	A	26-12-1997	FR 2750233 A1	26-12-1997
US 5214261	A	25-05-1993	US 5151389 A	29-09-1992