

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
8 September 2006 (08.09.2006)

PCT

(10) International Publication Number  
**WO 2006/093631 A2**

(51) International Patent Classification: Not classified

(74) Agents: KING, Robert, L. et al.; 7700 W. Parmer Lane, MD:PL02, Austin, Texas 78729 (US).

(21) International Application Number:  
PCT/US2006/004186

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(22) International Filing Date: 8 February 2006 (08.02.2006)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
11/067,257 25 February 2005 (25.02.2005) US

(71) Applicant (for all designated States except US):  
**FREESCALE SEMICONDUCTOR, INC.** [US/US];  
6501 William Cannon Drive West, Austin, Texas 78729 (US).

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


(72) Inventors; and

(75) Inventors/Applicants (for US only): **LIM, Sangwo** [KR/US]; 11328 Monet Drive, Austin, Texas 78726 (US). **GRUDOWSKI, Paul, A.** [US/US]; 10501 Lockerbie Drive, Austin, Texas 78750 (US). **LUO, Tien, Ying** [CN/US]; 6406 Salcon Cliff Drive, Austin, Texas 78749 (US). **ADETUTU, Olubunmi, O.** [US/US]; 12919 Partridge Bend Drive, Austin, Texas 78729 (US). **TSENG, Hsing, H.** [US/US]; 8100 Danforth Cove, Austin, Texas 78746 (US).

Published:  
— without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD OF MAKING A NITRIDED GATE DIELECTRIC



(57) Abstract: A gate dielectric (14) is treated with a nitridation step (16) and an anneal. After this, an additional nitridation step (20) and anneal is performed. The second nitridation (20) and anneal results in an improvement in the relationship between gate leakage current density and current drive of the transistors (60) that are ultimately formed.

WO 2006/093631 A2

## METHOD OF MAKING A NITRIDED GATE DIELECTRIC

### Field of the Invention

This invention relates to making semiconductor devices, and more particularly, to  
5 making semiconductor device structures that have nitrated gate dielectrics.

### Related Art

As semiconductor device structures have continued to get smaller, gate dielectrics  
have also become thinner. A difficulty with this is demonstrated in FIG. 1, a semi-log plot,  
10 which shows that as the effective gate thickness,  $T_{ox}$  (the effective gate oxide thickness as an  
electrical measurement from gate to channel), decreases, the leakage current density,  $J_g$ ,  
through the gate dielectric increases significantly. At the lower gate thicknesses, a mere  
change of 2 Angstroms, causes a factor of 10 increases in leakage current density. The  
primary motivation for decreasing the gate dielectric thickness is to improve the current drive  
15 of the transistors,  $I_{on}$ . Current drive and gate thickness generally have a correspondence of a  
decrease in thickness of 10% increases current drive by 10%. Thus for the case where a 2  
Angstrom decrease in thickness is about 10%, there is only a 10% increase in drive current  
but a ten times increase in leakage current density. Thus, as gate dielectric thicknesses have  
gotten into the 20-30 Angstrom range, it has become increasingly difficult to find a way to  
20 achieve increases in current drive through reductions in gate dielectric thickness while  
maintaining leakage current at a reasonable level.

Thus, there is a need to find a way to achieve increases in current drive while  
maintaining gate current leakage at a reasonable level.

### Brief Description of the Drawings

The present invention is illustrated by way of example and not limited by the  
accompanying figure, in which like references indicate similar elements, and in which:

FIG. 1 is a graph of effective gate thickness versus gate leakage current density;

FIG. 2 is a cross section of a device structure at a stage in a process according to a  
30 first embodiment of the invention;

FIG. 3 is a cross section of the device structure of FIG. 2 at a stage in the process  
subsequent to that shown in FIG. 2;

FIG. 4 is a cross section of the device structure of FIG. 3 at a stage in the process subsequent to that shown in FIG. 3;

FIG. 5 is a cross section of the device structure of FIG. 4 at a stage in the process subsequent to that shown in FIG. 4;

5 FIG. 6 is a cross section of the device structure of FIG. 5 at a stage in the processing subsequent to that shown in FIG. 5;

FIG. 7 is a cross section of the device structure of FIG. 6 at a stage in the process subsequent to that shown in FIG. 6;

10 FIG. 8 is graph showing current drive versus gate leakage current density for one nitridation and anneal and for an additional nitridation and anneal;

FIG. 9 is a flow diagram of a method according to the first embodiment of the invention;

FIG. 10 is a cross section of a device structure at a stage in a process according to a second embodiment of the invention;

15 FIG. 11 is a cross of the device structure of FIG. 10 at a stage in the process subsequent to that shown in FIG. 10;

FIG. 12 is a cross of the device structure of FIG. 11 at a stage in the process subsequent to that shown in FIG. 11;

20 FIG. 13 is a cross of the device structure of FIG. 12 at a stage in the process subsequent to that shown in FIG. 12;

25 Skilled artisans appreciate that elements in the figure are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help improve the understanding of the embodiments of the present invention.

#### Detailed Description of the Drawings

30 In one aspect, a gate dielectric is treated with a nitridation step and an anneal. After this, an additional nitridation step and anneal is performed. The second nitridation and anneal results in an improvement in the relationship between gate leakage current density and current drive of the transistors that are ultimately formed. This is better understood by reference to the FIGs. and the following description.

Shown in FIG. 2 is a device structure 10 comprising a semiconductor substrate 12, and a gate dielectric 14 on substrate 12. Substrate 12 is preferably silicon but can be another semiconductor material such as silicon germanium. Semiconductor substrate 12 is shown as a bulk silicon substrate but could also be an SOI substrate. Gate dielectric 14 in this example  
5 is silicon oxide grown at high temperature and is about 12 Angstroms in thickness. Thicknesses herein are physical thicknesses unless stated otherwise.

Shown in FIG. 3 is device structure 10 after a plasma nitridation step 16 which causes a change in gate dielectric 14 to be a gate dielectric 18 that is nitrogen doped. Doping gate dielectric 14 to become gate dielectric 18 is preferably achieved by plasma but other methods  
10 such as furnace or implanting could be used. Disadvantages of doping with nitrogen by both furnace and implanting is that there is likely to be more nitrogen at the interface between gate dielectric 18 and substrate 12 than by plasma. An example of such plasma nitridation is to achieve a nitrogen concentration of 3 to 10 atomic percent.

Shown in FIG. 4 is device structure 10 after performing an anneal in an oxygen  
15 ambient. This has the effect of growing an oxide layer 19 of about 1 Angstrom which is nitrogen free. The anneal is preferably performed at about 1000 degrees Celsius. An exemplary process is with the oxygen being applied as molecular oxygen at a flow rate of about 250 SCCM at about 10 Torr. As an option, a further oxide growth step can be performed to make oxide layer 19 thicker. As another alternative, the anneal step can be  
20 performed in an inert ambient such as N<sub>2</sub> or argon followed by an oxide growth step. In the case of using an inert ambient, oxide layer 19 is not formed. An anneal in an oxygen ambient is somewhat similar to an oxide growth in that they both are at relatively high temperature and the formation of the oxide is by a growth of oxide at the interface between the gate dielectric layer 18 and the substrate 12. If both are performed, the difference is primarily in  
25 the oxide growth being at a relatively lower temperature than the anneal and is performed for a longer time period. The formation of a device structure similar to device structure 10 of FIG. 4 by nitridation and anneal is known to have the benefit of reducing the gate leakage but at the cost of reducing current drive. This is believed to be the result of forming an oxide layer at an interface between the substrate and the plasma nitride dielectric layer by annealing  
30 the gate nitrided dielectric to displace a portion of nitrogen from the interface thereby forming an atomically smoother interface.

The formation of device structure 10 of FIG. 4 differs from the prior art in that device structure 10 of FIG. 4 is made in preparation for a subsequent nitridation and anneal.

Shown in FIG. 5 is device structure 10 after performing a plasma nitridation step 20. This has the effect of increasing the percentage of nitrogen by adding an additional 1 to 3 atomic percent. For example, if the nitrogen concentration was 3 atomic percent in device structure 10 of FIG. 3, the concentration in device structure 10 of FIG. 5 is about 4 to 6 percent. This process can be identical to the process used in the nitridation step shown in FIG. 3.

Shown in FIG. 6 is device structure 10 after an anneal in an oxygen ambient which forms an oxide layer 23 that is substantially nitrogen free. The anneal is preferably performed at about 1100 degrees Celsius. An exemplary process is with the oxygen being applied as molecular oxygen at a flow rate of about 250 SCCM at about 10 Torr.

Shown in FIG. 7 is device structure 10 as a transistor using gate dielectric 22 as the gate dielectric for the transistor. The transistor comprises a gate electrode 24 over gate dielectric 22, a sidewall spacer 26 around gate 24, a source/drain 28 in substrate 12 and is adjacent to gate 24 on one side, and a source/drain 30 in substrate 12 and adjacent to gate 24 on the other side.

Shown in FIG. 8 is a plot of a curve 32 and curve 34 of current drive ( $I_{on}$ ) versus gate leakage current density ( $J_g$ ). Curve 32 is for the case of both a single nitridation and an anneal as well as no nitridation and anneal. Curve 34 is for the case of an additional nitridation and anneal as shown in FIGs. 2-7. The single nitridation and anneal doesn't substantially change from the curve of no nitridation and anneal but simply moves the location along curve 32 in the direction of less leakage and less current drive. The second nitridation and anneal causes a shift in curve 32 to curve 34. This is believed to be a result of further localization of nitridation away from substrate 12 and a substantially nitrogen-free interface at interface 25 between oxide layer 23 and substrate 12. A location 36 on curve 34 has the same current drive as location 38 on curve 32 but has lower current leakage density than location 38. Similarly, a location 39 on curve 34 has lower current leakage density than location 40 while maintaining the same current drive.

This improvement depicted in FIG. 8 has been found by doing the second nitridation and anneal at the same conditions as the first nitridation and anneal. For example, both nitridations performed at 350 watts, 20 % duty cycle, 10 kilohertz, for 15 seconds, at 10 milliTorr, 250 SCCM nitrogen flow rate and both anneals performed at 1000 degrees Celsius, at 0.5 Torr, for 15 seconds, and 250 SCCM flow rate of oxygen results in an improvement of

about 70% in gate leakage current density while keeping the drive current substantially the same.

Shown in FIG. 9 is a flow diagram showing the process steps for forming device structure 10 of FIG. 7 and provides the benefit depicted in FIG. 8. Step 42 is forming a gate dielectric layer. Performing plasma nitridation follows as step 44. Step 46 is an anneal which is preferably performed in an oxygen ambient. Step 48 is an optional step of forming more gate dielectric. This would normally not need to be performed if the anneal step occurs in an oxygen ambient. Step 50 is another nitridation step, preferably performed in the same manner as step 44. Step 52 is another anneal step, preferably performed in the same manner as step 46. In this flow, after two nitridation/anneal steps, a transistor is formed in step 54. Nitridation/anneal steps can exceed two prior to forming the transistor.

FIGs. 10-13 show an alternative embodiment to that for FIGs. 2-7.

Shown in FIG. 10 is a device structure 60 comprising a semiconductor substrate 62 and a gate dielectric comprised of an interfacial oxide layer 64 on substrate 62 and a high K dielectric layer that could be, for example, a metal oxide, a metal silicate, a metal aluminate, a metal silicon oxynitride, or a metal lanthanate. Substrate 62 is preferably silicon but can be another semiconductor material such as silicon germanium. Semiconductor substrate 62 is shown as a bulk silicon substrate but could also be an SOI substrate. High K dielectric layer 66 in this example is hafnium oxide deposited by atomic layer deposition (ALD). Interfacial oxide layer 64 is an oxide layer that, as a practical matter, is always present when forming gate dielectrics, especially on silicon.

Shown in FIG. 11 is device structure 60 after a plasma nitridation step 68 which causes a change in high K dielectric layer 66 to be a metal oxide layer 70 that is nitrogen-doped and a change in interfacial oxide layer 64 to be an interfacial oxide layer 72 that has trace nitrogen present. Doping high K dielectric layer 66 to become high K dielectric layer 70 is preferably achieved by plasma but other methods such as furnace or implanting could be used but with the disadvantages previously described. An example of such plasma nitridation is to achieve a nitrogen concentration of 3 to 10 atomic percent. An anneal in an oxygen ambient follows. The anneal is preferably performed at about between 1000 and 1200 degrees Celsius. An exemplary process is with the oxygen being applied as molecular oxygen at a flow rate of about 250 SCCM at about 10 Torr. As an option, a further high K dielectric deposition step can be performed to make high K layer 70 thicker. The formation of a device structure similar to device structure 60 of FIG. 11 by nitridation and anneal is

known and is known to have the benefit of reducing the gate leakage but at the cost of reducing current drive. This is believed to be the result of forming an oxide layer at an interface between the substrate and the plasma nitrided dielectric layer by annealing the gate nitrided dielectric to displace a portion of nitrogen from the interface thereby forming an atomically smoother interface.

The formation of device structure 60 of FIG. 11 differs from the prior art in that device structure 60 of FIG. 11 is made in preparation for a subsequent nitridation and anneal.

Shown in FIG. 12 is device structure 60 after performing a plasma nitridation step 20 and an anneal in an oxygen ambient. This process can be identical to the process used in the nitridation and anneal step shown in FIG. 11. This has the effect of altering high K dielectric layer 70 and interfacial layer 72 to form high K dielectric layer 76 and interfacial oxide layer 78, respectively. Layers 76 and 78 comprise a gate dielectric 80.

Shown in FIG. 13 is device structure 60 as a transistor using gate dielectric 80 as the gate dielectric for the transistor. The transistor comprises a gate 82 over gate dielectric 80, a sidewall spacer 84 around gate 82, a source/drain 86 in substrate 62 and is adjacent to gate 82 on one side, and a source/drain 88 in substrate 62 and adjacent to gate 82 on the other side.

This describes a double nitridation/anneal process. The number of nitridation/anneal steps described can continue past two. In the metal oxide example, benefits of the multiple nitridation/anneal steps over a single nitridation anneal is the modulation of the nitrogen profile and improvement of high K dielectric quality.

In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Certain materials were described and these may be varied. As further alternatives, hafnium oxide was described as the exemplary metal oxide but other high K dielectrics may be used such as zirconium oxide or other metal oxides such as lanthanum aluminum oxynitride may also benefit from this process. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention.

Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element

of any or all the claims. As used herein, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process,  
5 method, article, or apparatus.

CLAIMSWhat is claimed is:

- 5 1. A method for forming a gate nitrided dielectric, comprising:  
forming a dielectric layer overlying a substrate;  
exposing the dielectric layer to a plasma nitridation to form a plasma nitrided  
dielectric layer;  
forming an oxide layer at an interface between the substrate and the plasma  
10 nitrided dielectric layer by annealing the gate nitrided dielectric to  
displace a portion of nitrogen from the interface thereby forming an  
atomically smoother interface;  
again exposing the dielectric layer to the plasma nitridation to add more  
nitrogen to the plasma nitrided dielectric layer; and  
15 annealing the gate nitrided dielectric to treat the interface between the  
substrate and the plasma nitrided dielectric layer by further smoothing  
the interface.
- 20 2. The method of claim 1 further comprising:  
forming the dielectric layer as one of silicon dioxide, a metal oxide, a metal  
silicate, a metal aluminate, or a combination of a predetermined metal  
or a combination of multiple metals and one of an oxide, a silicate, a  
lanthanate, or an aluminate.
- 25 3. The method of claim 2 further comprising:  
forming the metal oxide as hafnium oxide.
- 30 4. The method of claim 1 wherein forming the oxide layer further comprises:  
forming the oxide layer at the interface between the substrate and the plasma  
nitrided dielectric layer by annealing the gate nitrided dielectric at a  
temperature within a range of substantially five hundred degrees to  
twelve hundred degrees.

5. The method of claim 1 wherein forming the oxide layer further comprises:  
forming an additional dielectric layer at a temperature elevated from room  
temperature after annealing the gate nitrided dielectric to form the  
oxide layer at the interface between the substrate and the plasma  
nitrided dielectric layer.
6. The method of claim 1 wherein forming the oxide layer further comprises:  
annealing the gate nitrided dielectric in an inert ambient at a temperature  
within a range of substantially five hundred degrees to twelve hundred  
degrees; and  
placing the gate nitrided dielectric in an oxygen ambient to form the oxide  
layer at the interface between the substrate and the plasma nitrided  
dielectric layer.
7. The method of claim 1 further comprising:  
forming the dielectric layer by growing the dielectric layer over the substrate.
8. The method of claim 1 further comprising:  
repeating the following a predetermined number of times from one to one  
hundred:  
(1) forming another oxide layer;  
(2) repeating exposure of the dielectric layer to the plasma nitridation to add  
more nitrogen to the plasma nitrided dielectric layer; and  
(3) annealing the gate nitrided dielectric to further treat the interface between  
the substrate and the plasma nitrided dielectric layer by further  
smoothing the interface.
9. The method of claim 8 wherein after reaching the predetermined number of times,  
omitting the annealing of the gate nitrided dielectric a final time.
10. The method of claim 1 further comprising:  
repeating the following a predetermined number of times from one to one  
hundred:

- (1) forming another oxide layer; and
- (2) repeating exposure of the dielectric layer to the plasma nitridation to add more nitrogen to the plasma nitrided dielectric layer.

5 11. The method of claim 10 further comprising:

upon completing the predetermined number of times, annealing the gate nitrided dielectric to further treat the interface between the substrate and the plasma nitrided dielectric layer by further smoothing the interface.

10

12. The method of claim 10 further comprising:

selectively annealing the gate nitrided dielectric between one or more of the predetermined number of times to further treat the interface between the substrate and the plasma nitrided dielectric layer.

15

13. A method for forming a gate nitrided dielectric, comprising:

- (a) forming a dielectric layer overlying a substrate and creating an oxide layer at an interface between the substrate and the dielectric layer;
- (b) exposing the dielectric layer to a plasma nitridation to form a plasma nitrided dielectric layer;
- (c) annealing the gate nitride dielectric at a predetermined temperature;
- (d) repeating steps (a), (b) and (c) a predetermined number of times from one to one hundred; and
- (e) annealing the gate nitrided dielectric to add additional oxide layer to the interface.

20

14. The method of claim 13 wherein annealing the gate nitride dielectric further comprises:

annealing of step (c) is in an inert ambient.

30

15. A method for forming a gate nitrided dielectric in a semiconductor, comprising:

- (a) forming a gate dielectric layer overlying a substrate;

(b) exposing the gate dielectric layer to a nitrogen ambient to form nitrogen in the metal oxide dielectric layer and form a nitride dielectric layer; and

(c) annealing the gate dielectric layer; and

repeating steps (b) and (c) a predetermined number of times;

5 forming a gate electrode overlying the gate nitrated dielectric; and

forming first and second current electrodes adjacent the gate electrode to provide a transistor in the semiconductor.

16. The method of claim 15 further comprising:

10 forming the dielectric layer as one of silicon dioxide, a metal oxide, a metal silicate, a metal aluminate or a combination of a predetermined metal or a combination of multiple metals and one of an oxide, a silicate, lanthanate, or an aluminate.

15 17. The method of claim 15 wherein the step (c) further comprises:

annealing the gate dielectric layer in an inert ambient; and

forming additional gate dielectric material overlying the gate dielectric layer thereby making an interface layer between the gate dielectric layer and the substrate have less nitrogen content.

20

18. The method of claim 15 further comprising:

upon completing the predetermined number of times, annealing the gate nitrated dielectric to further treat an interface between the substrate and the gate dielectric layer by further smoothing the interface.


25

19. The method of claim 15 further comprising:


forming the gate dielectric layer by forming hafnium oxide by deposition by one of ALD, MOCVD and PVD.

30 20. The method of claim 15 wherein the step (c) further comprises:


annealing the gate dielectric layer in an oxygen ambient.




**FIG. 1**  
-PRIOR ART-




**FIG. 2**




**FIG. 3**




**FIG. 4**



**FIG. 5**




**FIG. 6**




**FIG. 7**


3/4




**FIG. 8**




**FIG. 9**




**FIG. 10**



**FIG. 11**



**FIG. 12**



**FIG. 13**