



US 20130284255A1


(19) **United States**(12) **Patent Application Publication**
Wang et al.(10) **Pub. No.: US 2013/0284255 A1**(43) **Pub. Date: Oct. 31, 2013**(54) **HIGH-EFFICIENCY THIN-FILM SOLAR CELLS****Publication Classification**(71) Applicants: **David Xuan-Qi Wang**, Fremont, CA (US); **Mehrdad M. Moslehi**, Los Altos, CA (US)(72) Inventors: **David Xuan-Qi Wang**, Fremont, CA (US); **Mehrdad M. Moslehi**, Los Altos, CA (US)(73) Assignee: **SOLEXEL, INC.**, Milpitas, CA (US)(21) Appl. No.: **13/657,745**(22) Filed: **Oct. 22, 2012****Related U.S. Application Data**

(63) Continuation of application No. 12/618,668, filed on Nov. 13, 2009, now Pat. No. 8,294,026.

(60) Provisional application No. 61/114,378, filed on Nov. 13, 2008.

(51) **Int. Cl.**
H01L 31/0236 (2006.01)(52) **U.S. Cl.**
CPC **H01L 31/0236** (2013.01)
USPC **136/256; 438/71**(57) **ABSTRACT**

A three-dimensional solar cell comprising a semiconductor substrate with an inverted pyramidal cavity, emitter metallization regions on ridges on the surface of the semiconductor substrate which define an opening of the inverted pyramidal cavity, and base metallization regions on a region which form the apex of the inverted pyramidal cavity. A method for fabricating a three-dimensional thin-film solar cell from an inverted pyramidal three-dimensional thin-film silicon substrate by doping ridges on the surface of the semiconductor substrate which define an opening of an inverted pyramidal cavity on the substrate to form an emitter region, and doping a region which forms the apex of the inverted pyramidal cavity to form a base region. Adding a surface passivation layer to the surface of the substrate. Selectively etching the passivation layer from the emitter region and base region. Then concurrently metallizing the emitter region and base region.






FIG. 1A (PRIOR ART)




FIG. 1B (PRIOR ART)




FIG. 2




FIG. 3




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 5




FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D




FIG. 6E




FIG. 6F




FIG. 6G





FIG. 8A




FIG. 8B




FIG. 8C




FIG. 8D








FIG. 9



HIGH-EFFICIENCY THIN-FILM SOLAR CELLS

[0001] This application is a continuation of U.S. patent application Ser. No. 12/618,668 filed on Nov. 13, 2009, which is hereby incorporated by reference in its entirety, and which claims the benefit of provisional patent application 61/114,378 filed on Nov. 13, 2008, which is also hereby incorporated by reference.

FIELD

[0002] This disclosure relates in general to the field of photovoltaics and solar cells, and more particularly to three-dimensional thin-film solar cells and methods for manufacturing three-dimensional thin-film solar cells.

DESCRIPTION OF THE RELATED ART

[0003] Current methods for manufacturing a three-dimensional thin-film solar cell (3-D TFSC) include forming a 3-Dimensional thin-film silicon substrate (3-D TFSS) using a silicon template. The template may comprise a plurality of posts and a plurality of trenches between said a plurality of posts. The 3-D TFSS may then be formed by forming a sacrificial layer on the template, subsequently depositing a semiconductor layer, selective etching the sacrificial layer and releasing the semiconductor layer from the template. More specifically, the said semiconductor layer is a self-supporting, free-standing three-dimensional (3D) epitaxial silicon thin film deposited on and released from a low-cost reusable crystalline silicon substrate template. The reusable silicon template may be reused to form the 3D film numerous times before being reconditioned or recycled. Select portions of the released 3-D TFSS are then doped with a first dopant, and other select portions are then doped with a second dopant. After surface passivation processes, emitter and base metallization regions are formed to complete the solar cell structure. FIG. 1A illustrates a partial view of a re-usable mono-crystalline silicon template with hexagonal-prism posts according to the U.S. Patent Pub. No. 2008/0264477A1. FIG. 1B illustrates a partial view of a 3D thin-film, hexagonal-honeycomb-prism substrate with rear/bottom base silicon layer after release from the reusable template according to the U.S. Patent Pub. No. 2008/0264477A1.

[0004] The above referenced three-dimensional thin film solar cell templates, substrates, and cells provide cost, performance, and mechanical strength advantages compared to traditional flat solar cells with a similar amount of silicon because 3-D TFSC have superior mechanical strength, better light trapping, and lower cell processing costs because of their self-aligned nature.

[0005] From a mechanical structure perspective, given a fixed amount of silicon structural material, a honeycomb 3-D TFSS may provide a desirable mechanical rigidity and strength. However, from the fabrication process perspective, the trenches among the neighboring hexagonal pillars on the template need to be filled by epitaxial silicon growth and the substrate formed by the filled layer needs to be released from the template. These processes are often costly and difficult. Design and process improvements need to be made in making the relatively high aspect ratios trenches, epitaxial filling of the trenches and releasing a TFSS from the trenches.

[0006] Additionally, known flat thin film solar cells often require surface texturing to reduce reflectance losses which requires a minimum film thickness of preferably tens of

microns (e.g., $>30\ \mu\text{m}$) to avoid texturing etch-induced punch-through pinholes. Also, flat thin-film silicon substrates may have reduced mean optical path length which reduces IR absorption and results in reduced cell quantum efficiency. And flat thin-film crystalline silicon substrates may have poor mechanical strength for cell and module processing needs. Micro cracking defects at substrate edges and pinholes defects within the substrate could cause cracking initiations and these cracks propagate easily along the crystallographic directions.

SUMMARY

[0007] Therefore a need has arisen for fabrication process improvements and manufacturing costs reductions for forming a three-dimensional thin-film solar cell (3-D TFSC). In accordance with the disclosed subject matter, a three-dimensional thin-film solar cell is provided which substantially eliminates or reduces disadvantages and problems associated with previously developed 3-D TFSC.

[0008] According to one aspect of the disclosed subject matter, an inverted pyramidal three-dimensional solar cell comprising a semiconductor substrate with an inverted pyramidal cavity, emitter metallization regions on ridges on the surface of the semiconductor substrate defining an opening of the inverted pyramidal cavity, and base metallization regions on a region forming the apex of the inverted pyramidal cavity.

[0009] Additionally, fabrication methods for forming a three-dimensional thin-film solar cell from an inverted pyramidal three-dimensional thin-film silicon substrate are provided. The method comprises doping ridges on the surface of the semiconductor substrate defining an opening of an inverted pyramidal cavity to form an emitter region and doping a region forming the apex of the inverted pyramidal cavity to form a base region. Adding a surface passivation layer to the surface of the substrate. Selectively etching the passivation layer from the emitter region and base region. Then concurrently metallizing the emitter region and base region.

[0010] Technical advantages of the disclosed subject matter include fabrication process improvements and manufacturing cost reductions by utilizing (111) crystallographic orientation planes to make inverted pyramid cavities on the solar cell substrate. Further, the inverted pyramidal cavities provide increased mechanical rigidity to the 3-D TFSS that is made from the template.

[0011] A technical advantage of the simplified fabrication processes and higher gas-to-silicon conversion ratio of epitaxial growth provided when using a template having inverted pyramidal cavities is an inverted pyramidal cavity based 3-D TFSS provides improved mechanical rigidity and strength. The strength of the template may be adjusted according to the arrays and staggered patterns of inverted pyramidal cavities provided.

[0012] A technical advantage of the present disclosure is innovative solar cell designs and technologies based on the use of self-supporting, free-standing, three-dimensional (3D) silicon thin films. The 3-D TFSCs described may be made to be relatively rigid, semi-rigid, or flexible depending on the structural design parameters of the cell substrate. Given an equal amount of silicon usage, the 3-D TFSS disclosed provides advantages over substrates made of flat thin-film (TF) crystalline silicon such as the following:

[0013] (1) Three-dimensional thin-film solar cells disclosed do not require a minimum film thickness;

[0014] (2) Three-dimensional thin-film solar cells disclosed trap light extremely efficiently by virtue of their 3D nature;

[0015] (3) Three-dimensional thin-film solar cells disclosed are mechanically robust because of their unique 3D structure, providing enhanced mechanical strength and handle-ability.

[0016] Further technical advantages of the disclosed subject matter include: 1) the semiconductor templates consist of known crystallographic silicon planes, i.e., the (111) and (100) planes and the epitaxial silicon layer grown from these two silicon planes yields better quality than from DRIE etched silicon 3-D surfaces, and 2) the large cavity opening angle (70.6°) of the disclosed silicon template formed by the cavity sidewall (111) planes is much wider than that may be etched from using deep reactive ion etch (DRIE) silicon etch. Therefore, the porous silicon formation, epitaxial silicon growth, and releasing of 3-D TFSS are more practical and cost efficient than a DRIE etched template.

[0017] The disclosed subject matter, as well as additional novel features, will be apparent from the description provided herein. The intent of this summary is not to be a comprehensive description of the claimed subject matter, but rather to provide a short overview of some of the subject matter's functionality. Other systems, methods, features and advantages here provided will become apparent to one with skill in the art upon examination of the following FIGURES and detailed description. It is intended that all such additional systems, methods, features and advantages included within this description, be within the scope of the accompanying claims.

BRIEF DESCRIPTIONS OF THE DRAWINGS

[0018] For a more complete understanding of the disclosed subject matter and advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings in which like reference numbers indicate like features and wherein:

[0019] FIG. 1A (PRIOR ART) shows a prior art mono-crystalline silicon template;

[0020] FIG. 1B (PRIOR ART) shows a prior art three-dimensional thin-film substrate after release from the template in FIG. 1A;

[0021] FIG. 2 illustrates a cross-sectional drawing of an inverted pyramidal template and a released corresponding three-dimensional thin-film silicon substrate;

[0022] FIG. 3 is an image of a fabricated inverted pyramidal silicon template;

[0023] FIGS. 4A, 4B, and 4C are images of a fabricated three-dimensional thin-film silicon substrate;

[0024] FIG. 5 is a process flow depicting major fabrication process steps for manufacturing an inverted pyramidal silicon template and three-dimensional thin-film silicon substrate;

[0025] FIGS. 6A through 6G illustrate a process flow for manufacturing an inverted pyramidal silicon template and a three-dimensional thin-film silicon substrate;

[0026] FIG. 7 illustrates an array inverted pyramidal pattern on a semiconductor template;

[0027] FIGS. 8A through 8D illustrate alternative staggered inverted pyramidal layout patterns on a semiconductor template;

[0028] FIG. 9 is a process flow depicting major fabrication process steps for manufacturing a three-dimensional thin-film solar cell; and

[0029] FIGS. 10A through 10D illustrate a process flow for manufacturing a three-dimensional thin-film solar cell.

DETAILED DESCRIPTION OF THE SPECIFIC EMBODIMENTS

[0030] The following description is not to be taken in a limiting sense, but is made for the purpose of describing the general principles of the present disclosure. The scope of the present disclosure should be determined with reference to the claims. Exemplary embodiments of the present disclosure are illustrated in the drawings, like numbers being used to refer to like and corresponding parts of the various drawings.

[0031] FIG. 1A illustrates a partial view of a re-usable mono-crystalline silicon template with hexagonal-prism posts disclosed in U.S. Pat. Pub. No. 2008/0264477A1. The hexagonal pillars are etched by deep-reactive ion etching (DRIE) with photolithographically patterned photoresist as the hard masking layer. The DRIE etching provides well defined high-aspect ratio gaps between the pillars, however the narrow gaps are difficult to fill by the epitaxial silicon growth and it is difficult to release the epitaxial layer from such a template.

[0032] FIG. 1B illustrates a partial view of a 3D thin-film hexagonal-honeycomb-prism substrate with a rear/bottom base silicon layer after release from a reusable template disclosed in U.S. Pat. Pub. No. 2008/0264477A1.

[0033] FIG. 2 illustrates a cross-sectional drawing of an inverted pyramidal semiconductor template and a corresponding released three-dimensional thin-film semiconductor substrate. Inverted pyramidal template 2 is used to form corresponding released 3-D TFSS 8. As shown, the inverted pyramidal template consists of large inverted pyramidal cavities 3 and small inverted pyramidal cavities 4. Large inverted pyramidal cavity 3 and small inverted pyramidal cavity 4 which are defined by walls, such as wall 5 aligned along a (111) plane of inverted pyramidal template 2. Top surface 6 is aligned along a (100) plane of inverted pyramidal template 2. The inverted pyramid-shape cavities may be chemically etched by anisotropic silicon etchant and the angle between a sidewall (such as wall 5) and a top lateral plane (such as top surface 6), is about 54.7° (angle 7)—which is the defined angle between two (111) and (100) silicon crystallographic planes. Shown, small inverted pyramidal cavities 4 have an apex defined by walls aligned along the (111) crystallographic planes giving the apex, or tip, of the inverted pyramid an angle of 70.6° . Large inverted pyramidal cavities 3 have a flat apex, or flat tip, aligned along the (100) crystallographic plane. A semiconductor template of the disclosed subject matter may employ various apex styles dependent on shape of the 3-D TFSS desired.

[0034] Released 3-D TFSS 8 has a bottom surface profile conformal to the top of inverted pyramidal template 2. Wall 9 defines inverted pyramidal cavity 11 on released 3-D TFSS 8 and surface ridge 10 defines the base opening of inverted pyramidal cavity 11.

[0035] FIG. 3 presents a top Scanning Electron Microscope (SEM) partial view of a fabricated inverted pyramidal silicon template. Structured silicon template 20 consists of anisotropically etched large pyramid cavity 21 and small pyramid cavity 24. The top opening size 22 of the large cavities is in the range of 10 μm to 1 mm and the top opening size 25 of the small cavities is a partial of 22. As shown the opening size of the large cavities, 22, is about 300 μm and opening size of the small cavities, 25, is about 150 μm . In this case, the depth of

the small cavities is about 110 μm and the depth of the large cavities is about 200 μm . Top cavity surface **26** and bottom cavity surface **28** are aligned along (100) silicon crystallographic planes and sidewalls **29** of the cavities are aligned along (111) silicon crystallographic planes. Small pyramid cavity **24** has a pointed cavity apex/bottom which occurs at the intersection of four (111) sidewalls. Large pyramid cavity bottom **28** has a flat cavity bottom/apex the size of which may be in the range of 0 to 100 μm . As shown, top cavity surface **26** is the ridge defining the opening between inverted pyramidal cavities. Top cavity surface **26** is preferably narrow and less than 10 μm wide.

[0036] FIG. 4A presents a SEM partial view **40** of an embodiment of a fabricated three-dimensional thin-film silicon substrate from a tilted top perspective. The 3-D TFSS consists of a staggered pattern of large cavities, **42**, and small cavities, **44**. However due to the nature of the epitaxial silicon growth, crystallographic faceting occurs and results in a structure quite different from the inverted pyramidal cavities on the semiconductor template from which the 3-D TFSS was made in accordance with the disclosed subject matter. Further, ridge **46** between the cavities and defining a base opening of large cavity **42** is wider on its top side due to epitaxial overgrowth on the top surfaces aligned along the (100) crystallographic plane of a semiconductor template. The degree or amount of the shape change depends on the overall epitaxial silicon thickness. A thicker epitaxial thickness results in more shape change from the original silicon template structure from which 3-D TFSS was made. These shape and geometrical changes improve the mechanical strength of the 3-D TFSS and make the light trapping more effective.

[0037] FIG. 4B presents a SEM partial view **60** of an embodiment of a fabricated 3-D TFSS from a tilted bottom perspective. The shown 3-D TFSS backside is the reverse of the silicon template structure from which 3-D TFSS was made, which consisted of inverted pyramidal cavities forming large pyramid **62** and small pyramid **64** and ridges **66** defining the base openings of the inverted pyramidal cavities on the 3-D TFSS.

[0038] FIG. 4C presents a SEM partial view **80** of an embodiment of a fabricated 3-D TFSS from a cross-sectional perspective. Depending on the epitaxial growth process conditions, the thickness of the top ridge **82**, sidewall **84** and bottom **86** may be different and could be purposefully tuned to achieve optimum mechanical, optical and electrical performances.

[0039] A 3-D TFSC fabrication process in accordance with the disclosed subject matter may comprise the following major steps:

[0040] (1) Template fabrication: 3-D inverted pyramidal patterns/structures are etched from a silicon wafer front surface and into the bulk silicon to form a silicon template. The structured silicon template is then used in the formation of a 3-D TFSS. The template may be capable of being used numerous times to fabricate numerous 3-D TFSS before being reconditioned or recycled. The template may be reused for as long as it remains relatively free of dislocations and/or for as long as it maintains an acceptable pyramid pattern having a pyramidal size and sidewall surface conditions within acceptable control limits (e.g. as gauged by in-line metrology);

[0041] (2) 3-D TFSS (substrate) fabrication: After forming low and high porosity porous silicon layers (or a graded porosity porous silicon layer) on the template front surface,

epitaxial silicon is grown from the front template surface. In-situ emitter and base doping may be conducted during epitaxial silicon growth. The 3-D TFSS is then formed by releasing/separating the epitaxial silicon layer from the template. The released 3-D TFSS goes through subsequent solar cell processing steps and the template may be re-used after proper cleaning and optional reconditioning;

[0042] (3) Cell fabrication process: In the process module, the 3-D TFSS is optionally doped to form emitter and base regions if the doping is not conducted prior to the epitaxial layer release. Then a surface passivation layer and an antireflection layer are deposited, optional contact openings are formed, and metallization steps are conducted to form a 3-D TFSC; and

[0043] (4) Module assembly and integration process: After proper testing and inspection, the fabricated 3-D TFSC may then optionally be mechanically reinforced, interconnected, encapsulated and mounted in the panels.

[0044] FIG. 5 is an embodiment of a process flow depicting major fabrication process steps for manufacturing an inverted pyramidal silicon template and three-dimensional thin-film silicon substrate. The silicon template making process starts with step **105** beginning with a mono-crystalline (100) silicon wafer. The starting wafer may be in circular or square shapes. Step **110** involves forming a thin hard masking layer on the exposed wafer surfaces. The hard masking layer is used to mask the silicon surface areas that do not need to be etched in the later steps—the surface areas that will become the top surface of the template. The proper hard masking layer includes, but is not limited to, thermally grown silicon oxide and low-pressure vapor phase deposited (LPCVD) silicon nitride. Step **115** involves a photolithography step, which consists of photoresist coating, baking, UV light exposure over a photomask, post baking, photoresist developing, wafer cleaning and drying. After this step, the pattern on the photomask depicting an array or a staggered pattern of inverted pyramidal base openings, will be transferred to the photoresist layer. The patterned photoresist layer is used as a soft masking layer for the hard masking layer etching of step **120**. Step **120** involves further transferring the photoresist pattern to the hard masking layer layered underneath by chemical etching, such as etching a thin silicon oxide layer with buffered HF solution. Other wet etching methods and dry etching methods as known in semiconductor and MEMS wafer processing may also be used. In step **125** the remaining soft masking layer, i.e. the photoresist layer, is removed and the wafer is cleaned. Examples of photoresist removal process include wet methods, such as using acetone or piranha solution (a mixture of sulfuric acid and hydrogen peroxide), or dry methods such as oxygen plasma ashing. In step **130** the wafers are batch loaded in an anisotropic silicon wet etchant such as KOH solution. The typical etch temperature is in the range of 50° C. to 80° C. and etch rate is about 0.2 $\mu\text{m}/\text{min}$ to 1 $\mu\text{m}/\text{min}$. TMAH (tetramethylammonium hydroxide) is an alternative anisotropic silicon etching chemical. The KOH or TMAH silicon etch rate depends upon the orientations to crystalline silicon planes. The (111) family of crystallographic planes are etched at a very slow rate and are normally “stop” planes for the anisotropic etching of a (100) silicon wafer with patterned hard mask. As a result, the intersection of two (111) planes or a (111) plane with a bottom (100) plane produce anisotropic etching structures for (100) silicon wafers after a time-controlled etch. Examples of these structures include V-grooves and pyramidal cavities with sharp tip

cavity bottom (where (111) planes meet) or a small flat cavity bottom (a remaining (100) plane).

[0045] Advantages of the inverted pyramidal template of the present disclosure include: (i) the template KOH etching process is more convenient to control and has a low manufacturing cost compared to other silicon etching methods, such as RIE dry etching; (ii) the (111) plane dominant 3-D structure provides good porous silicon forming uniformity and epitaxial silicon quality due to the (111) plane sidewall smoothness and predictable and repeatable epitaxial growth rates; (iii) the dimensions, shape, and profiles of the inverted pyramidal structure on the template may be maintained conveniently and restored easily by a short KOH etching if needed after multiple template reuse cycles.

[0046] In step **135** of FIG. **5** the remaining hard masking layer is removed, by HF solution in the case the hard masking layer is silicon dioxide. Next, the wafer may be cleaned in standard SC1 (mixture of NH_4OH and H_2O_2) and SC2 (mixture of HCl and H_2O_2) wafer wet cleaning solutions followed by a thorough deionized wafer rinsing and hot N_2 drying. The disclosed process results in a silicon template with inverted pyramidal cavities.

[0047] Step **140** of FIG. **5** marks the beginning of a silicon template re-use cycle. In step **145**, a porous silicon layer is formed by electrochemical HF etching on the silicon template front surfaces. The porous silicon layer is to be used as a sacrificial layer for epitaxial silicon layer release. The porous silicon layer preferably consists of two thin layers with different porosities. The first thin porous silicon layer is a top layer and is formed first from the bulk silicon wafer. The first thin layer preferably has a lower porosity of 10%~35%. The second thin porous silicon layer is directly grown from the bulk silicon and is underneath the first thin layer of porous silicon. The 2nd thin porous silicon layer preferably has a higher porosity in the range of 40%~80%. The top porous silicon layer is used as a crystalline seed layer for high quality epitaxial silicon growth and the bottom underneath higher porosity porous silicon layer is used for facilitating TFSS release due to its less dense physical connections between the epitaxial and bulk silicon interfaces and its weak mechanical strength. Alternatively, a single porous silicon layer with a progressively increased or graded porosity from top to bottom may also be used. In this case, the top portion of the porous silicon layer has a low porosity of 10% to 35% and the lower portion of the porous silicon layer has a high porosity of 40% to 80%. In step **150**, before the epitaxial silicon growth, the wafer may be baked in a high temperature (at 950° C. to 1150° C.) hydrogen environment within the epitaxial silicon deposition reactor in order to form coalesced structures with relatively large voids within the higher-porosity porous silicon layer (or portion of a single layer) while forming a continuous surface seed layer of crystalline silicon on the lower-porosity porous silicon layer (or portion of a single layer). In step **155**, a mono-crystalline silicon epitaxial layer is deposited on the front side only. The bulk base of the epitaxial layer is p-type, boron (B_2H_6) doped. The thickness of the epitaxial layer is preferably in the range of 5 μm to 60 μm . In step **160**, prior to the release of the epitaxial silicon layer, an encompassing border trench may be made on the peripheral of the active wafer area to facilitate the release of the TFSS. The encompassing trenches may be formed by controlled laser cutting and their depths are preferably in the range of 5 μm to 100 μm . The trenches define the boundary of the 3-D TFSS to be released and allow initiation of the release from the trenched

region. The remaining epitaxial silicon layer may be removed by mechanical grinding or polishing of the template edges. In step **165**, the epitaxial layer of silicon is released and separated from the silicon template. The released epitaxial silicon layer is referred to as a 3-D thin film silicon substrate (3-D TFSS). The epitaxial layer release methods disclosed in U.S. patent application Ser. No. 12/473,811 entitled, SUBSTRATE RELEASE METHODS AND APPARATUS are hereby incorporated by reference. The 3-D TFSS may be released in an ultrasonic DI-water bath. Or in another release method, the 3-D TFSS may be released by direct pulling with wafer backside and top epitaxial vacuum chucked. In another release method, the epitaxial layer is released by direct pulling with wafer backside and top epitaxial vacuum chucked. Using this method the porous silicon layer may be fully or partially fractured. The chucks may use either electrostatic or vacuum chucking to secure the wafer. The wafer is first placed on bottom wafer chuck with TFSS substrate facing upwards. A bottom chuck secures the template side of wafer, and the top wafer chuck is gently lowered and secures TFSS substrate side of the wafer. The activated pulling mechanism lifts top chuck upwards, and the movement may be guided evenly by slider rails.

[0048] In step **170**, the released 3-D TFSS backside surface is cleaned by short silicon etching using KOH or TMAH solutions to remove the silicon debris and fully or partially remove the quasi-mono-crystalline silicon (QMS) layer. After removal of the epitaxial silicon layer from the template, the template is cleaned in step **175** by using diluted HF and diluted wet silicon etch solution, such as TMAH and/or KOH to remove the remaining porous silicon layers and silicon particles. Then the template is further cleaned by conventional silicon wafer cleaning methods, such as SC1 and SC2 wet cleaning to removal possible organic and metallic contaminations. Finally, after proper rinsing with DI water and N_2 drying, the template is ready for another re-use cycle.

[0049] FIGS. **6A** through **6D** depict cross-sectional drawings illustrating a process flow for manufacturing an inverted pyramidal silicon template.

[0050] FIG. **6A** illustrates mono-crystalline (100) silicon wafer **201** after a hard mask deposition and soft mask patterning. The thickness of silicon wafer **201** is in the range of 0.5 mm to 2 mm. The disclosed template forming process may be applied to a polished or non-polished surface. Alternatively, silicon wafers with square or quasi-square shapes may also be used. Front hard mask layer **202** and backside hard mask layer **203** are thermally grown silicon oxide layers having a thickness in the range of 0.5 μm to 1.5 μm . The oxide on the wafer edge is not shown. Photolithographic defined or screen-printed photoresist pattern **204** is applied on the front wafer surface. The photolithography process includes photoresist coating, baking, exposure, developing and post baking. The photoresist pattern consists of staggered pattern of large inverted pyramidal base opening **205** and small inverted pyramidal base opening **206**. However, the photoresist pattern may also be an array of equally sized inverted pyramidal base openings. The inverted pyramidal base opening patterns should be precisely aligned to the wafer <100> direction on the front surface.

[0051] FIG. **6B** illustrates wafer **212** after the inverted pyramidal base opening pattern is transferred to the hard masking layer, front oxide layer **214**. The pattern transferring from the photoresist layer to the oxide layer is achieved by controlled oxide etching in a buffered HF solution. During HF wet

etching, backside and edge oxide layer **216** is protected and keeps an original thickness. The oxide pattern on the front side of wafer **212** then consists of a staggered pattern of large inverted pyramidal base opening **217** and small inverted pyramidal base opening **218** that are aligned to the $\langle 100 \rangle$ crystallographic directions on the front lateral plane. After the pattern transfer, the remaining photoresist layer is removed by wet or dry photoresist removal methods. Therefore, the photoresist layer is not shown in FIG. 6B.

[0052] FIG. 6C illustrates wafer **220** after a silicon anisotropic etching step. Large inverted pyramidal cavity **227** and small inverted pyramidal cavity **228** are formed after a timed-controlled silicon etch in a KOH or TMAH solution. The etching temperature is preferably in the range of 50° C. to 80° C. During the silicon etching, the wafer backside and edge surfaces are fully protected by un-patterned oxide layer **226**. The KOH etch may be timely controlled so that a certain inverted pyramidal cavity depth may be reached. Alternatively, the KOH etching may be self-terminated when the (111) walls forming the inverted pyramidal cavity meet at the cavity bottom/apex. After the KOH etching, remaining oxide layers **224** and **226** are thinner than before the etching because the oxide is also etched in the KOH or TMAH solution, but with a much slower etch rate than the silicon etch.

[0053] FIG. 6D illustrates inverted pyramidal silicon template **232** after removing the remaining oxide layer in a diluted HF solution followed by standard wafer cleaning in SC2 and SC2, DI water rinsing, and N₂ drying. The width of the ridges forming the base openings of the inverted pyramidal cavities, **234** is in the range of 0 to 20 μm . The template now comprises a staggered pattern made of large inverted pyramidal cavity **236** and an adjacent small inverted pyramidal cavity **238**. The angle between the cavity sidewalls and top surface ridges aligned along the (100) crystallographic plane, the lateral plane, is 54.7°.

[0054] FIGS. 6E through 6G depict cross-sectional drawings illustrating a process flow for manufacturing a 3-D TFSS using an inverted pyramidal silicon template.

[0055] As shown in FIG. 6E, porous silicon layer **244** is formed by electrochemical HF etching on the front surface of silicon template **242**. The porous silicon is used as a sacrificial layer and may consist of two thin layers with different porosities. The first thin porous silicon layer is on the top and is formed first from silicon wafer **242**. The first thin layer preferably has a lower porosity of 10%~35%. The second thin porous silicon layer is formed directly from silicon wafer **242** and is underneath the first thin layer of porous silicon. The second thin porous silicon layer preferably has a higher porosity in the range of 40%~80%. The lower porosity porous silicon layer on top is used as a crystalline seed layer for high quality epitaxial silicon growth and the underneath higher porosity porous silicon layer is used for facilitating TFSS releasing due to its less density physical connections between the epitaxial and bulk silicon interfaces and its weak mechanical strength. Alternatively, a single porosity release layer with a progressively increased or graded porosity from top to bottom may also be used. In this case, the top portion of the porous silicon layer has a low porosity of 10% to 35% and the lower portion of the porous silicon layer has a high porosity of 40% to 80%.

[0056] FIG. 6F illustrates silicon template **252** after a thin layer of epitaxial silicon layer growth. In a batch process, after short hydrogen annealing in a temperature range of 950° C. to 1150° C., mono-crystalline silicon epitaxial layer **256** is

deposited on porous silicon layer **254** located on the front side of silicon template **252**. Mono-crystalline silicon epitaxial layer **256** may p-type, boron (B₂H₆) doped during the growth. The thickness of the epitaxial layer is preferably in the range of 5 μm to 60 μm . It is known that crystallographic orientation is one of the factors that affect the epitaxial growth rate. In the presence of a (100) and a (111) plane on the template, the epitaxial growth rate on the (100) plane is faster than on the (111) plane. The growth rate difference could be as large as 20%. Since the template ridge top surface is a (100) plane and the pyramid cavity sidewalls are (111) planes, the epitaxial silicon layer thickness at the top ridge region **258** is generally thicker than the sidewall regions **259**. In addition, since the template top ridge surfaces are more exposed to the gas flow than the wall surfaces defining the inverted pyramidal cavities during the epitaxial growth process, the top portions (forming the base openings of the inverted pyramidal cavities) of the epitaxial layer of the pyramid structure are thicker than the bottom portions (forming the walls defining the inverted pyramidal cavities). This gas transportation limited growth rate differential could be enhanced by tuning gas pressures, flow rates, chamber sizes, and other physical parameters of the epitaxial process. Furthermore, the higher epitaxial growth rates at top portions of the pyramid cavities also generate faceting around the ridge areas. The faceting effect may change the square opening patterns into polygon opening patterns as shown in FIG. 4A. The combined thickness increases (overgrowth) and shape changes generate a unique structure that resembles a prism-grid structure. As a result, the 3-D TFSS of the present disclosure provides the following unique features:

[0057] (1) The thickness increase and resulting polygon shape formed on the top surface of a 3-D TFSS provides significant enhancement to its mechanical rigidity and strength. The template top ridges correspond to the V-grooves of 3-D TFSS when viewed from the backside. When a 3-D TFSS is under a bending load, the V-groove areas have higher stress concentration than the sidewall areas. The increased thickness and the polygon shape at the top portion therefore enhance the mechanical handle-ability of the 3-D TFSS;

[0058] (2) The polygon shape and the faceting at its edges and corners provide better light-trapping effects than a square shaped pyramid structure;

[0059] (3) After a certain amount of epitaxial growth from the pyramid template, the top surface profile at the ridges may be sharper than the original template ridge surface profile. The top surface ridge sharpening effect may increase the optical trapping and/or electrical efficiencies; and

[0060] (4) After the epitaxial growth from the pyramid template, the TFSS surfaces are made of crystallographic planes. When the top surface of the epitaxial layer (before or after the 3-D TFSS release) is exposed to a diluted anisotropic etchant, such as KOH, for a short time, the top surfaces can be further sharpened to increase the optical and electrical efficiencies of the resulting solar cells. Thus, the disclosed subject matter takes advantage of the higher etch rates of convex crystallographic edges than concave edges in anisotropic silicon etching.

[0061] FIG. 6G illustrates 3-D TFSS **264** that is released from silicon template **262**. Prior to the release, an encompassing border trench, not shown in the figure, may be made on the peripheral of the active wafer area to facilitate the release. The encompassing trenches are formed by controlled laser cutting and their depths are preferably in the range of 5 μm to 100 μm .

The trenches define the boundary of the 3-D TFSS to be released and allow initiation of the release from the trenched region. Alternatively, the thin epitaxial layer on the template edge could be removed first by mechanical grinding and then defining the shape of the 3-D TFSS by laser trimming after it has been released from the template. The released epitaxial layer, referred to as 3-D TFSS **264** is physically separate from silicon template **262**. The epitaxial layer release methods disclosed in U.S. patent application Ser. No. 12/473,811 entitled, SUBSTRATE RELEASE METHODS AND APPARATUS are hereby incorporated by reference. The epitaxial layer may be released in an ultrasonic DI-water bath. In another release method, the epitaxial layer is released by direct pulling with wafer backside and top epitaxial vacuum chucked. In another release method, the epitaxial layer is released by direct pulling with wafer backside and top epitaxial vacuum chucked. Using this method the porous silicon layer may be fully or partially fractured. The chucks may use either electrostatic or vacuum chucking to secure the wafer. The wafer is first placed on bottom wafer chuck with TFSS substrate facing upwards. A bottom chuck secures the template side of wafer, and the top wafer chuck is gently lowered and secures TFSS substrate side of the wafer. The activated pulling mechanism lifts top chuck upwards, and the movement may be guided evenly by slider rails.

[0062] After removal of the epitaxial silicon layer from the template, the template is cleaned by using diluted HF and diluted wet silicon etch solution, such as TMAH and/or KOH to remove the remaining porous silicon layers and silicon particles. The template may then be further cleaned by conventional silicon wafer cleaning methods, such as SC1 and/or SC2 wet cleaning to remove possible organic and metallic contaminations. Finally, after proper rinsing with DI water and drying, the template is ready for another re-use cycle. Next, the released TFSS backside surface is cleaned by short silicon etching using KOH or TMAH solutions to remove the silicon debris and fully or partially remove the QMS layer.

[0063] One of the key factors in the template structural design is the use of inverted pyramidal cavity structures instead of non-inverted pyramidal pillar structures. In the present disclosure, the corners/edges where (111) planes meet are “concave”. In other words, the (111) planes form the sidewalls of pyramidal cavities. In comparison, there have been reported “convex” cases, where the (111) planes form the sidewalls of pyramidal pillars. An inverted-pyramid cavity structure with “concave” corners is preferable over a non-inverted pyramid pillar structure with “convex” corners because of the following reasons:

[0064] (1) The silicon anisotropic etching of inverted-pyramidal cavities self-terminates when two (111) plane meet, while in the non-inverted-pyramid pillars case, the etching continues with higher etch rate at the convex edges where two (111) planes meet. Therefore, from the manufacturability perspective, the former case is preferred because of its convenient process control;

[0065] (2) Because inverted pyramidal cavities have only (111) planes for sidewall and (100) planes for top surface, an epitaxial growth from these crystallographic surfaces have better geometry and process control than the non-inverted-pyramidal pillar case;

[0066] (3) Because the inverted pyramidal cavities consist of concave (111) plane intersections, the silicon template can

be conveniently cleaned and re-conditioned in a short time by anisotropic etching after each re-use cycle or once every several reuse cycles.

[0067] The mechanical handle-ability of the 3-D TFSS is another key factor in the template structure design.

[0068] FIG. 7 illustrates a template having an array, or non-staggered, pattern inverted pyramidal cavities. Pyramidal cavities **302** all have the same base opening size and thus the same cavity depth, and are arranged in an array. Ridges **304** form lateral rows and columns between the inverted pyramidal cavities. These ridges may be referred to as frames, grids, space lines, or ridge lines. Ridges **304** are aligned to the (100) crystallographic direction of the template. The straight long ridges between the cavities on the template will be transferred to the backside of a corresponding 3-D TFSS made in accordance with the disclosed subject matter in long V-groove shapes. The V-grooves on the 3-D TFSS are aligned to the (100) crystallographic directions. Thus when the 3-D TFSS experiences in-plane or out-of-plane bending or twisting, stress concentration and bending moment on the long V-grooves are higher than the inverted pyramidal cavity sidewalls. Therefore, the V-grooves behave like an out-of-plane bending/rotation axis, resulting in a very flexible substrate. Additionally, because the V-grooves are aligned in the $\langle 100 \rangle$ direction, once a micro fracturing is initiated from either the edge or the middle of the 3-D TFSS, it propagates easily along the V-grooves and causes the TFSS to crack. As a result, an advantage of this type of TFSS is mechanical flexibility and a disadvantage is that the TFSS is relatively weak. Therefore one of the key factors in making TFSS with reliable mechanical rigidity and strength is to avoid long and straight ridges, shown as ridges **304**, on the template.

[0069] FIG. 8A through 8D illustrate four examples of template layout patterns of staggered inverted pyramidal cavity designs. An advantage of one embodiment of the present disclosure to increase the mechanical strength of a 3-D TFSS through staggered patterns of inverted pyramidal cavities. Staggered patterns avoid long V-groove on the 3-D TFSS because staggered patterns limit the length of the ridges forming the base openings of the inverted pyramidal cavities (in both rows and columns as shown form a top view of the template). The staggered pattern designs of the present disclosure are not limited to the described embodiments but instead include any staggered pattern of inverted pyramidal cavities.

[0070] FIG. 8A shows a staggered inverted pyramidal cavity layout pattern that consists of two cavity sizes. Small cavity **324** has a base opening half the size of the base opening of large cavity **322**. In this case, the V-groove length on the corresponding 3-D TFSS will be about 1.5 times as long as the length of one side of the base opening of large cavity **322**. Additionally, each ridge on template **320** and each V-groove on the formed 3-D TFSS is intersected at twice (each at one third the length of the ridge or V-groove) by neighboring perpendicular ridges or V-grooves. As a result, the intersection of V-grooves of a 3-D TFSS made with this staggered pattern are uniformly spread giving this staggered pattern good mechanical handle-ability and uniform mechanical strength across its lateral plane.

[0071] FIG. 8B presents another alternative staggered inverted pyramidal cavity layout pattern that consists of two cavity sizes. Small cavity **344** has a base opening that is a fraction of the base opening of large cavity **342**. Shown, the ratio between the two cavity sizes is between 1 and 2. This

cavity layout pattern is a general pattern of the layout shown in FIG. 8A. In this design, the V-groove length on the formed 3-D TFSS is about 1 to 2 times of the cavity length. Furthermore, alternatively the inverted pyramidal cavity layouts may include different inverted pyramidal cavity shapes (such as rectangular) and staggered inverted pyramidal cavities with more than two sizes.

[0072] FIG. 8C presents an alternative staggered inverted pyramidal cavity layout that consists of rectangular cavity 362 and square cavity 364. Square cavity 364 has a base opening size equal to the width of the base opening of rectangular cavity 362. Each square cavity is surrounded by two pairs of perpendicularly arranged rectangular cavities. Thus, the length of the V-grooves on the formed 3-D TFSS will be about the length of the base opening of rectangular cavity 362 plus twice the width of rectangular cavity 362.

[0073] FIG. 8D presents yet another alternative staggered inverted pyramidal cavity layout that consists of one size of inverted pyramidal cavities. Each rectangular cavity 382 has the same size and is arranged in a staggered perpendicular format. In this case, the length of the V-grooves on the 3-D TFSS will be about the length of the base opening of rectangular cavity 382 plus the width of rectangular cavity 382 on the template.

[0074] FIG. 9 is a process flow depicting major fabrication process steps of an exemplary method for making a 3-D TFSC using the released 3-D TFSS, in a block diagram 400. The 3-D TFSC fabrication process starts in Step 405 with a p-type silicon 3-D thin film substrate (3-D TFSS) having inverted pyramidal ridges on a top surface plane and inverted pyramidal apex regions on a bottom surface. Step 410 involves selectively coating the top ridge areas of the 3-D TFSS with an n-type (such as phosphorus) liquid dopant. Viewed from a top perspective, the coated areas form long lines that are connected at cell edges to form fingers and busbars patterns as in regular flat silicon based solar cells. However, the doped fingers and busbars lines on the top ridge areas may not be straight lines if the inverted pyramidal cavity pattern layout is staggered. The selective liquid dopant coating may be done by aligned screen printing, roller coating, or direct inkjet dispense. After the coating, the coated layer is dried and cured (e.g., by thermal curing at 250° C. to 400° C. or UV irradiation). Step 415 involves selectively coating the bottom side of the 3-D TFSS with p-type (such as boron) liquid dopant. The liquid dopant is selectively coated to the inverted pyramidal apex regions on the bottom surface of the 3-D TFSS by aligned or self-aligned roller coating, screen printing, or dip-coating methods. After the coating, the coated layer is dried and cured (e.g., by thermal curing at 250° C. to 400° C. or UV irradiation). Step 420 involves forming n++ selective emitter and p++ base diffusion contact regions by thermal annealing that may be done in a diffusion furnace at 800° C. to 950° C., where the emitter and base are concurrently formed. Step 425 involves a surface passivation process. In one embodiment, a thermal oxide layer of 10 to 200 nanometers is grown at 800° C. to 950° C. In another embodiment, PECVD silicon nitride thin layer could also be used as a surface passivation layer. The surface passivation layers are applied on both the top and bottom surfaces of the 3-D TFSS. Step 430 involves making local openings on the emitter and base contact regions by selective passivation layer chemical etching, such as by applying HF-based etchant by inkjet dispensing. The contact openings are made smaller than the dopant diffused areas to avoid shunting after metallization. Step 435 involves self-

aligned metallization. The emitter and base metallized regions are concurrently formed using selective electroplating and/or electroless plating to form single or multilayer high-conductivity metallized regions of silver, aluminum, nickel, titanium, cobalt, or tantalum. For instance, the plated metal stack may include a thin (50 to 500 nanometers) barrier and adhesion layer (made of nickel) followed by a relatively thick (2 to 15 microns) layer of high-conductivity metal (silver, copper, or aluminum). In another embodiment, the metal contacts may be formed by the aligned inkjet dispense or screen printing of metal particles, such as silver nano-particles in a liquid solution or paste. Step 445 involves mounting the 3-D thin film solar cell (3-D TFSC) onto a plate with a metal surface or metal lines to interconnect the base contacts. The metal plate preferably has a reflective surface to serve as a rear reflection mirror. The mounting could direct metal-to-metal fusion or with a highly conductive adhesive. Step 450 involves packaging the fabricated solar cell into a solar module assembly. In this manufacturing module, the emitter and base metal contacts are interconnected among the solar cells to form the power output connections of a solar panel.

[0075] FIG. 10A through 10D illustrate partial cross-sectional views of a process flow for manufacturing a three-dimensional thin-film solar cell according to the process steps of FIG. 9.

[0076] FIG. 10A illustrates 3-D TFSS 512 after the selective emitter 514 and base 516 coating steps. The liquid dopants, such as phosphorus-contained liquid for emitter and boron-contained liquid for base, are dried and cured after their selective coatings.

[0077] FIG. 10B illustrates 3-D TFSS 522 after the selective emitter 524 and base 526 diffusion and passivation layer 528 coating steps. The emitter and base diffusion regions are concurrently formed in a diffusion furnace with a controlled time and temperature. The actual doping profile may be extended towards to the sidewalls near the contact regions. After the emitter and base diffusion, the remaining dopant material and dielectric layers formed during the diffusion process are removed. A passivation layer is then applied on both the front and base surfaces of the 3-D TFSS. Examples of the passivation layer include thermally grown silicon dioxide and PECVD silicon nitride.

[0078] FIG. 10C illustrates 3-D TFSS 532 after the selective emitter 534 and base 536 contact openings are formed. The local openings on the emitter and base contact regions are made by selective passivation layer chemical etching, such as by applying HF-based etchant by inkjet dispensing. The contact openings are made smaller than the dopant diffused areas to avoid shunting after metallization. Portions of the top and bottom surface of the 3-D TFSS remain coated with passivation layer 538.

[0079] FIG. 10D illustrates a completed 3-D TFSS 542 after all the cell fabrication process disclosed in FIG. 9. The emitter metal 544 and base metal 546 are electroplated or electroless plated single or multilayer high-conductivity metallized regions (silver, aluminum, nickel, titanium, cobalt, or tantalum). Alternatively, the metal layer could be inkjet dispensed. The emitter metal contacts are formed in continuous metal lines, i.e. fingers and busbars on the 3-D TFSC top surface. However, because the base metal contacts have been formed on the inverted pyramidal apex regions on the back-side of the 3-D TFSS, the base metal contacts are isolated regions. It is to be noted, the front surface passivation layer may also serve as the antireflection layer given a controlled

thickness. In one embodiment, the 3-D TFSS after metallization is mounted on a supporting non-metal plate 550 with continuous metal surface or patterned metal lines 552 to form the base interconnects of the 3-D TFSS. Portions of the top and bottom surface of the 3-D TFSS remain coated with passivation layer 548.

[0080] The 3-D TFSS and cell process flows as shown in FIGS. 5, 6, 9 and 10 may be applied to substrate doping polarity of n-type for p-type selective emitters. Thus the 3-D TFSS base could be either n-type or p-type with corresponding emitter polarities.

[0081] The foregoing description of the preferred embodiments is provided to enable any person skilled in the art to make or use the claimed subject matter. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without the use of the innovative faculty. Thus, the claimed subject matter is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

What is claimed is:

1. A three-dimensional solar cell, comprising:
 - a plurality of ridges on the surface of a semiconductor substrate defining an opening of an inverted pyramidal cavity;
 - a plurality of walls defining said inverted pyramidal cavity;
 - emitter metallization regions on said ridges forming the opening of said inverted pyramidal cavity; and
 - base metallization regions on a region forming an apex of said inverted pyramidal cavity.
2. The solar cell of claim 1, wherein said semiconductor substrate is a mono-crystalline silicon substrate.
3. The solar cell of claim 1, wherein said base metallization regions are mounted on a metal surface of a carrier plate to form base interconnects.
4. The solar cell of claim 1, wherein a diagonal dimension defining said base opening of said inverted pyramidal cavity is in the range of 1 μm to 1 mm.
5. The solar cell of claim 1, wherein said semiconductor substrate comprises a plurality of said inverted pyramidal cavities.
6. The solar cell of claim 5, wherein said plurality of said inverted pyramidal cavities have a plurality of pyramidal shapes.
7. The solar cell of claim 5, wherein said plurality of said inverted pyramidal cavities have a plurality of pyramidal sizes.
8. The solar cell of claim 5, wherein said ridges forming the opening of each of said inverted pyramidal cavities have a width ranging from 10 μm to 100 μm .
9. The solar cell of claim 5, wherein said apex of said inverted pyramidal cavities further is substantially planar.
10. The solar cell of claim 5, wherein said plurality of said inverted pyramidal cavities are arranged in arrays on the silicon substrate.
11. The solar cell of claim 5, wherein said plurality of said inverted pyramidal cavities are arranged in a staggered pattern on the silicon substrate.
12. The solar cell of claim 5, wherein said plurality of said inverted pyramidal cavities comprise:
 - a first plurality of inverted pyramidal cavities; and
 - a second plurality of inverted pyramidal cavities,

wherein a diagonal dimension defining said base opening of said second plurality of inverted pyramidal cavities is smaller than a diagonal dimension defining said base opening of said first plurality of inverted pyramidal cavities.

13. The solar cell of claim 12, wherein said plurality of said inverted pyramidal cavities are arranged in a staggered pattern on the silicon substrate.

14. The solar cell of claim 12, wherein said apex of said inverted pyramidal cavities of said first plurality of inverted pyramidal cavities is substantially planar.

15. A method for fabrication of a three-dimensional thin-film solar cell from an inverted pyramidal three-dimensional thin-film silicon substrate, the method comprising:

- doping ridges forming an opening of an inverted pyramidal cavity on a first side of said silicon substrate with a n-type dopant to form an emitter region;
- doping a region forming an apex of said inverted pyramidal cavity on a second side of said silicon substrate with a p-type dopant to form a base region;
- adding a surface passivation layer to said first side and said second side of said silicon substrate;
- selectively etching said passivation layer on said emitter region and said base region to form contact openings; and
- concurrently metallizing said emitter region and said base region.

16. The method of claim 15, wherein said step of doping ridges forming an opening of an inverted pyramidal cavity further comprises:

- selectively coating ridges forming an opening of an inverted pyramidal cavity on a first side of said silicon substrate with a n-type dopant; and
- forming an emitter region on said ridges forming an opening according to a thermal annealing process.

17. The method of claim 15, wherein said step of doping a region forming an apex of said inverted pyramidal cavity further comprises:

- selectively coating a region forming an apex of said inverted pyramidal cavity on a second side of said silicon substrate with a p-type dopant; and
- forming a base region on said region forming an apex according to a thermal annealing process.

18. The method of claim 15, wherein said step of adding a surface passivation layer to said first side and said second side of said silicon substrate comprises adding a thermally grown silicon dioxide.

19. The method of claim 15, further comprising the step of mounting said base region onto a metal surface of a carrier plate to form metal base interconnects.

20. A method for fabrication of a three-dimensional thin-film solar cell from an inverted pyramidal three-dimensional thin-film silicon substrate, the method comprising:

- doping ridges forming an opening of an inverted pyramidal cavity on a first side of said silicon substrate with a p-type dopant to form a base region;
- doping a region forming an apex of said inverted pyramidal cavity on a second side of said silicon substrate with a n-type dopant to form an emitter region;
- adding a surface passivation layer to said first side and said second side of said silicon substrate;
- selectively etching said passivation layer on said emitter region and said base region to form contact openings; and
- concurrently metallizing said emitter region and said base region.