A SUBSTRATE ARRANGEMENT AND A METHOD OF MANUFACTURING A SUBSTRATE ARRANGEMENT

According to one embodiment of the present invention, a substrate arrangement is provided. The substrate arrangement includes a first substrate; a second substrate positioned above the first substrate, the second substrate comprising a first through hole; a third substrate positioned above the second substrate, the third substrate comprising a second through hole; a first electrically conductive interconnect pillar positioned on the first substrate and extending from the first substrate through the first through hole to electrically contact the third substrate; and a second electrically conductive interconnect pillar positioned on the second substrate and extending from the second substrate through the second through hole. A method of manufacturing a substrate arrangement is also provided.
A SUBSTRATE ARRANGEMENT AND A METHOD OF MANUFACTURING A
SUBSTRATE ARRANGEMENT

Field of Invention

[0001] The present invention relates generally to a substrate arrangement and a method of manufacturing a substrate arrangement. The present invention also relates generally to a chip and a method of manufacturing a chip.

Background of Invention

[0002] There is a need to reduce mounting area of electronic components so as to improve system performance and to reduce system size for example in mobile devices. One method to realize this is through a system-in-package (SiP) technology. The SiP technology involves stacking of dies on top of each other. The interconnection between the stacked dies may be achieved by a through silicon via (TSV) technology.

[0003] The key process technologies for 3-D die or chip stacking with TSV interconnects are namely, via formation, deposition of insulator, barrier and seed layers, copper plating and wafer thinning. In this regard, there are many challenges that may hinder this technology from being implemented in the large scale. These challenges include drilling of the vias, filling of the vias and thin wafer handling.

[0004] Using the via last approach, there are a few issues during the via etching and seed layer deposition and copper (Cu) filling. Cratering at the end of the via etching may prevent the seed layer from being deposited at the sides or bottom of the vias, thereby resulting in poor Cu
filling and breaks the connection of the via which results in open circuit. Moreover pad
delamination from the Cu filled vias surfaces occurs due to either contamination or stress.

[0005] Therefore, there is still a need for an improved structure and method to provide
interconnection for stack chips or carrier.

**Summary of Invention**

[0006] According to one embodiment of the present invention, a substrate arrangement is
provided. The substrate arrangement includes a first substrate; a second substrate positioned
above the first substrate, the second substrate comprising a first through hole; a third substrate
positioned above the second substrate, the third substrate comprising a second through hole; a
first electrically conductive interconnect pillar positioned on the first substrate and extending
from the first substrate through the first through hole to electrically contact the third substrate;
and a second electrically conductive interconnect pillar positioned on the second substrate and
extending from the second substrate through the second through hole.

[0007] According to one embodiment of the present invention, a method of manufacturing a
substrate arrangement is provided. The method includes forming a second substrate above a first
substrate; forming a first through hole through the second substrate; forming a third substrate
above the second substrate; forming a second through hole through the third substrate; forming a
first electrically conductive interconnect pillar on the first substrate, the first electrically
conductive interconnect pillar extending from the first substrate through the first through hole to
electrically contact the third substrate; and forming a second electrically conductive interconnect
pillar on the second substrate, the second electrically conductive interconnect pillar extending from the second substrate through the second through hole.

[0008] According to one embodiment of the present invention, a substrate arrangement is provided. The substrate arrangement includes a first substrate; a second substrate positioned above the first substrate, the second substrate comprising a first through hole; a third substrate positioned above the second substrate, the third substrate comprising a second through hole; a first electrically conductive interconnect pillar positioned on the first substrate and extending from the first substrate through the first through hole to electrically contact the third substrate; wherein the first through hole and the second through hole are aligned along a different axis perpendicular to a plane of the first substrate.

[0009] According to one embodiment of the present invention, a chip is provided. The chip includes a substrate having an electrical circuit formed therein; an electrically conductive interconnect pillar positioned on a first surface of the substrate and extending from the first surface of the substrate; and a through hole formed through the substrate, wherein the through hole is formed in such a dimension that an electrically conductive interconnect pillar of another substrate of substantially the same dimension as the electrically conductive interconnect pillar can be received in the through hole.

[0010] According to one embodiment of the present invention, a method of manufacturing a chip is provided. The method includes forming an electrical circuit in a substrate; forming an electrically conductive interconnect pillar on a first surface of the substrate, the electrically conductive interconnect pillar extending from the first surface of the substrate; forming a through hole through the substrate, wherein the through hole is formed in such a dimension that an
electrically conductive interconnect pillar of another substrate of substantially the same dimension as the electrically conductive interconnect pillar can be received in the through hole.

Brief Description of the Drawings

[0011] In the drawings, like reference characters generally refer to the same parts throughout the different views. The drawings are not necessarily to scale, emphasis instead generally being placed upon illustrating the principles of the invention. In the following description, various embodiments of the invention are described with reference to the following drawings, in which:

FIG. 1 shows a cross-sectional view of a substrate arrangement according to one embodiment of the present invention;

FIG. 2 shows a cross-sectional view of a substrate arrangement according to another embodiment of the present invention;

FIG. 3 shows a cross-sectional view of a substrate arrangement according to a further embodiment of the present invention;

FIG. 4A to 4D show a method of manufacturing a substrate arrangement according to one embodiment of the present invention;

FIG. 5A to 5E show a method of manufacturing a substrate arrangement according to another embodiment of the present invention;

FIG. 6A to 6B show a method of manufacturing a substrate arrangement according to a further embodiment of the present invention;

FIG. 7A to 7B show a method of manufacturing a substrate arrangement according to another further embodiment of the present invention;
FIG. 8A to 8B show a method of manufacturing a substrate arrangement according to yet a further embodiment of the present invention;

FIG. 9A to 9N show a method of manufacturing a chip according to one embodiment of the present invention;

FIG. 10A to 10N show a method of manufacturing a chip according to another embodiment of the present invention;

FIG. 11 shows an electrical model of a substrate arrangement according to one embodiment of the present invention;

FIG. 12 shows a comparison of simulation results of various embodiments of a substrate arrangement according to one embodiment of the present invention;

FIG. 13A to 13C show types of stresses on a substrate arrangement according to one embodiment of the present invention;

**Description**

[0012] FIG. 1 shows a cross-sectional view of a substrate arrangement 102 according to one embodiment of the present invention. The substrate arrangement 102 includes a first substrate 104, a second substrate 106 positioned below the first substrate 104, a third substrate 108 positioned below the second substrate 106, a fourth substrate 110 positioned below the third substrate 108 and a fifth substrate 112 positioned below the fourth substrate 110. The second substrate 106 includes a first through hole 114, the third substrate 108 includes a second through hole 116 and the fourth substrate 110 includes a third through hole 118. A first electrically conductive interconnect pillar 120 is positioned on the first substrate 104 and extends from the
first substrate 104 through the first through hole 114 to electrically contact the third substrate 108. A second electrically conductive interconnect pillar 122 is positioned on the second substrate 106 and extends from the second substrate 106 through the second through hole 116 to electrically contact the fourth substrate 110. A third electrically conductive interconnect pillar 124 is positioned on the third substrate 108 and extends from the third substrate 108 through the third through hole 118 to electrically contact the fifth substrate 112.

[0013] In one embodiment, the second substrate 106 is positioned below and in contact with the first substrate 104 via a plurality of first metallic interconnects 126. Each of the plurality of first metallic interconnects 126 may include a solder material or a three layer arrangement. The three layer arrangement may include a first metallic layer 128, a second metallic layer 130 arranged below the first metallic layer 128 and a third metallic layer 132 arranged below the second metallic layer 130. The first metallic layer 128 is in contact with the first substrate 104 and the third metallic layer 132 is in contact with second substrate 106. In FIG. 1, the first metallic layer 128 and the third metallic layer 132 may include a conductive material such as a copper (Cu) material and the second metallic layer 130 may also include a conductive material such as a tin (Sn) material, gold (Au), or a Gold-Tin (AuSn) solder alloy. In one embodiment, the first metallic layer 128 and the third metallic layer 132 is a copper pad.

[0014] In one embodiment, the third substrate 108 is positioned below and in contact with second substrate 106 via a plurality of second metallic interconnects 134. The fourth substrate 110 is positioned below and in contact with the third substrate 108 via a plurality of third metallic interconnects 136. In FIG. 1, each of the plurality of first metallic interconnects 126, each of the plurality of second metallic interconnects 134 and each of the plurality of third metallic interconnects 136 is the same.
[0015] In one embodiment, the fifth substrate 112 is positioned below and in contact with the fourth substrate 110 via a plurality of fourth metallic interconnects 138. In FIG. 1, each of the plurality of fourth metallic interconnects 138 includes a solder material. Each of the plurality of fourth metallic interconnects 138 may be a solder bump. In one embodiment, each of the plurality of fourth metallic interconnects 138 is any suitable conductive material.

[0016] In one embodiment, the first electrically conductive interconnect pillar 120 is arranged in contact with the third substrate 108 via a fifth metallic interconnect 140. The second electrically conductive interconnect pillar 122 is arranged in contact with the fourth substrate 110 via a sixth metallic interconnect 142. The fifth metallic interconnect 140 includes a fourth metallic layer 141 and a fifth metallic layer 143. The fourth metallic layer 141 is in contact with the first electrically conductive interconnect pillar 120 and the fifth metallic layer 143 is in contact with the third substrate 108. The fourth metallic layer 141 includes a tin material, gold (Au), or a Gold-Tin (AuSn) solder alloy and the fifth metallic layer 143 includes a copper material. In FIG. 1, the fifth metallic interconnect 140 is the same as the sixth metallic interconnect 142. In one embodiment, the fourth metallic layer 141 and the fifth metallic layer 143 are any suitable conductive materials.

[0017] In one embodiment, the fifth metallic layer 143 is in contact with one of the plurality of second metallic interconnects 134 via a first metallic connection 144 and the second electrically conductive interconnect pillar 122 is in contact with one of the plurality of second metallic interconnects 134 via a second metallic connection 146. In FIG. 1, the first metallic connection 144 and the second metallic connection 146 includes a copper material. In one embodiment, the first metallic connection 144 and the second metallic connection 146 are any suitable conductive materials.
[0018] In FIG. 1, the first electrically conductive interconnect pillar 120 includes a copper material. The first electrically conductive interconnect pillar 120 may be termed "a copper post" or "a copper column". In FIG. 1, the first electrically conductive interconnect pillar 120, the second electrically interconnect pillar 122 and the third electrically conductive interconnect pillar 124 are the same. In one embodiment, the first electrically conductive interconnect pillar 120, the second electrically interconnect pillar 122 and the third electrically conductive interconnect pillar 124 include any suitable conductive material.

[0019] In FIG. 1, the first substrate 104 is a semiconductor substrate with an electrical circuit formed therein. In one embodiment, the first substrate 104 may also be a semiconductor chip, a logic chip or a memory chip. The first substrate 104, the second substrate 106, the third substrate 108 and the fourth substrate 110 may be the same.

[0020] In FIG. 1, the fifth substrate 112 is a semiconductor substrate. In one embodiment, the fifth substrate 112 may be a silicon carrier or a bismaleimide triazine (BT) substrate or ceramic substrate. The fifth substrate 112 serves as a support substrate for the subsequent stacking of the substrates.

[0021] In FIG. 1, the first through hole 114 and the second through hole 116 are aligned along a different axis perpendicular to a plane of the first substrate 104. The second through hole 116 and the third through hole 118 are aligned along a different axis perpendicular to a plane of the first substrate 104.

[0022] In one embodiment, the first substrate 104, the second substrate 106, the third substrate 108, the fourth substrate 110 and the fifth substrate 112 are arranged parallel to each other.
In one embodiment, the third electrically conductive interconnect pillar 124 is arranged in contact with the fifth substrate 112 via a seventh metallic interconnect 148. The seventh metallic interconnect 148 may be the same as one of the plurality of fourth metallic interconnects 138.

FIG. 2 shows a cross-sectional view of a substrate arrangement according to another embodiment of the present invention. FIG. 2 shows a similar substrate arrangement as FIG. 1 except that the first electrically conductive interconnect pillar 120, the second electrically interconnect pillar 122 and the third electrically conductive interconnect pillar 124 include a solder material instead of a copper material as earlier shown in FIG. 1. In addition, the first metallic layer 128 of each of the plurality of first metallic interconnects 126, of each of the plurality of second metallic interconnects 134 and of each of the plurality of third metallic interconnects 136 includes a solder material instead of a copper material as earlier shown in FIG. 1.

FIG. 3 shows a cross-sectional view of a substrate arrangement according to a further embodiment of the present invention. FIG. 3 shows a similar substrate arrangement to FIG. 1 except that the second metallic layer 130 of each of the plurality of first metallic interconnects 126, of each of the plurality of second metallic interconnects 134 and of each of the plurality of third metallic interconnects 136 includes a solder bump or solder ball material. The second metallic layer 130 in FIG. 3 may be a solder bump. In addition, the fourth metallic layer 141 of the fifth metallic interconnect 140 and the sixth metallic interconnect 142 includes a solder material instead of a Sn material.

FIG. 4A to 4D show a method of manufacturing a substrate arrangement according to one embodiment of the present invention. FIG. 4A shows a substrate arrangement including a
first substrate 150. A second substrate 152 is positioned above the first substrate 150, the second substrate 152 including a first through hole 154. The second substrate 152 is positioned above and in contact with the first substrate 150 via a plurality of first metallic interconnects 156. In one embodiment, each of the plurality of the first metallic interconnects 156 includes a solder material. The first substrate 150 includes a silicon or a BT substrate. The second substrate 152 includes a semiconductor substrate with an electrical circuit formed therein.

[0027] Next, FIG. 4B shows a stacking of a third substrate 158 above the second substrate 152. The third substrate 158 includes a second through hole 160. A first electrically conductive interconnect pillar 162 is positioned on the third substrate 158 and extends from the third substrate 158 through the first through hole 154 to electrically contact the first substrate 150. The third substrate 158 is positioned above and in contact with the second substrate 152 via a plurality of second metallic interconnects 164. The first electrically conductive interconnect pillar 162 is in contact with the first substrate 150 via a third metallic interconnect 166. The first electrically conductive interconnect pillar 162 is in contact with one of the plurality of the second metallic interconnects 164 via a first metallic connection 168. In one embodiment, the first electrically conductive interconnect pillar 162 includes a copper material or a solder material. Each of the plurality of second metallic interconnects 164 and the third metallic interconnect 166 includes a solder material or a stacked layer arrangement as mentioned in FIGs. 1, 2 or 3. The first metallic connection 168 includes a copper material. The third substrate 158 includes a semiconductor substrate with an electrical circuit formed therein.

[0028] Further, FIG. 4C shows a stacking of a fourth substrate 170 above the third substrate 158. The fourth substrate 170 includes a third through hole 172. A second electrically conductive interconnect pillar 174 is positioned on the fourth substrate 170 and extends from the fourth
substrate 170 through the second through hole 160 to electrically contact the second substrate 152. The fourth substrate 170 is positioned above and in contact with the third substrate 158 via a fourth metallic interconnect 176. The second electrically conductive interconnect pillar 174 is in contact with the second substrate 152 via a fifth metallic interconnect 178. The fifth metallic interconnect 178 is in contact with each of the plurality of second metallic interconnects 164 via a second metallic connection 180 and the second electrically conductive interconnect pillar 174 is in contact with the fourth metallic interconnect 176 via a third metallic connection 182. In one embodiment, the second electrically conductive interconnect pillar 174 includes a copper material or a solder material. The fourth metallic interconnect 176 and the fifth metallic interconnect 178 include a solder material or a stacked layer arrangement as mentioned in FIGs. 1, 2 or 3. The second metallic connection 180 and the third metallic connection 182 include a copper material. The fourth substrate 170 includes a semiconductor substrate with an electrical circuit formed therein.

[0029] Then, FIG. 4D shows a stacking of a fifth substrate 184 above the fourth substrate 170. A third electrically conductive interconnect pillar 186 is positioned on the fifth substrate 184 and extends from the fifth substrate 184 through the third through hole 172 to electrically contact the third substrate 158. The fifth substrate 184 is positioned above and in contact with the fourth substrate 170 via a plurality of sixth metallic interconnects 188. The third electrically conductive interconnect pillar 186 is in contact with the third substrate 158 via a seventh metallic interconnect 190. The seventh metallic interconnect 190 is in contact with the fourth metallic interconnect 176 via a fourth metallic connection 191. In one embodiment, the third electrically conductive interconnect pillar 186 includes a copper material or a solder material. Each of the plurality of sixth metallic interconnects 188 and the seventh metallic interconnect 190 include a
solder material or a stacked layer arrangement as mentioned in FIGs. 1, 2 or 3. The fourth metallic connection 191 include a copper material. The fifth substrate 184 includes a semiconductor substrate with an electrical circuit formed therein.

[0030] In one embodiment, the second substrate 152, the third substrate 158, the fourth substrate 170 and the fifth substrate 184 are the same. In one embodiment, more substrates may be stacked depending on requirements. The first electrically conductive interconnect pillar 162, the second electrically conductive interconnect pillar 174 and the third electrically conductive interconnect pillar 186 are the same. Each of the plurality of first metallic interconnects 156, each of the plurality of second metallic interconnects 164, the third metallic interconnect 166, the fourth metallic interconnect 176, the fifth metallic interconnect 178, each of the plurality of sixth metallic interconnects 188 and the seventh metallic interconnect 190 are the same. The first metallic connection 168, the second metallic connection 180, the third metallic connection 182 and the fourth metallic connection 191 are the same. The connection between the respective substrates as as shown by the arrows.

[0031] FIG. 5A to 5E show a method of manufacturing a substrate arrangement according to another embodiment of the present invention. FIG. 5A to 5E shows that a plurality of substrates, each of which with an electrical circuit formed therein, being stacked together first before being placed on a silicon carrier or a BT substrate or a ceramic substrate.

[0032] FIG. 5A shows a substrate arrangement including a first substrate 192. A first electrically conductive interconnect pillar 194 is positioned on the first substrate 192 and extends from a surface of the first substrate 192. A first metallic interconnect 196 is formed on a top surface of the first electrically conductive interconnect pillar 194. A plurality of second metallic interconnects 198 are formed on the same surface of the first substrate 192. In one embodiment,
the first substrate 192 includes a semiconductor substrate with an electrical circuit formed therein. The first electrically conductive interconnect pillar 194 includes a copper material or a solder material. The first metallic interconnect 196 and each of the plurality of second metallic interconnects 198 includes a solder material or a stacked arrangement as mentioned in FIG. 1, 2 or 3.

[0033] Next, FIG. 5B shows a stacking of a second substrate 200 above the first substrate 192. The second substrate 192 includes a first through hole 202. The second substrate 200 is stacked above the first substrate 192 such that the first electrically conductive interconnect pillar 194 can be received in the first through hole 202. A second electrically conductive interconnect pillar 204 is positioned on the second substrate 200 and extends from a surface of the second substrate 200. A third metallic interconnect 206 is formed on a top surface of the second electrically conductive interconnect pillar 204. A fourth metallic interconnect 208 is also formed on the same surface of the second substrate 200. The second electrically conductive interconnect pillar 204 is in contact with the fourth metallic interconnect 208 via a first metallic connection 210. In one embodiment, the second substrate 200 includes a semiconductor substrate with an electrical circuit formed therein. The second electrically conductive interconnect pillar 204 includes a copper material or a solder material. The third metallic interconnect 206 and the fourth metallic interconnect 208 includes a solder material or a stacked arrangement as mentioned in FIG. 1, 2 or 3. The first metallic connection 210 includes a copper material.

[0034] Further, FIG. 5C shows a stacking of a third substrate 212 above the second substrate 200. The third substrate 212 includes a second through hole 214. The third substrate 212 is stacked above the second substrate 200 such that the second electrically conductive interconnect pillar 204 can be received in the second through hole 214. A third electrically conductive
interconnect pillar 216 is positioned on the third substrate 212 and extends from a surface of the third substrate 212. A fifth metallic interconnect 218 is formed on a top surface of the third electrically conductive interconnect pillar 216. A plurality of sixth metallic interconnects 220 are also formed on the same surface of the second substrate 200. The first metallic interconnect 196 is in contact with the fourth metallic interconnect 208 via a second metallic connection 222. The third electrically conductive interconnect pillar 216 is in contact with one of the plurality of sixth metallic interconnects 220 via a third metallic connection 224. In one embodiment, the third substrate 212 includes a semiconductor substrate with an electrical circuit formed therein. The third electrically conductive interconnect pillar 216 includes a copper material or a solder material. The fifth metallic interconnect 218 and the at least one sixth metallic interconnect 220 includes a solder material or a stacked arrangement as mentioned in FIG. 1, 2 or 3. The second metallic connection 222 and the third metallic connection 224 includes a copper material.

[0035] Then, FIG. 5D shows a stacking of a fourth substrate 226 above the third substrate 212. The fourth substrate 226 includes a third through hole 228. The fourth substrate 226 is stacked above the third substrate 212 such that the third electrically conductive interconnect pillar 216 can be received in the third through hole 228. A plurality of seventh metallic interconnects 230 are formed on a surface of the fourth substrate 226. The second electrically conductive interconnect pillar 204 is in contact with one of the plurality of sixth metallic interconnects 220 via a fourth metallic connection 232. In one embodiment, the fourth substrate 226 includes a semiconductor substrate with an electrical circuit formed therein. Each of the seventh metallic interconnects 230 includes a solder material or a stacked arrangement as mentioned in FIG. 1, 2 or 3. The fourth metallic connection 232 includes a copper material.
Then, FIG. 5E shows a rotation of the substrate arrangement as formed in FIG. 5D such that each of the plurality of seventh metallic interconnects 230 is in contact with a fifth substrate 234. The fifth metallic interconnect 218 is in contact with the fifth substrate 234. In one embodiment, the fifth substrate 234 includes a silicon or a BT substrate or a ceramic substrate.

In one embodiment, the first substrate 192, the second substrate 200, the third substrate 212 and the fourth substrate 226 are the same. The first electrically conductive interconnect pillar 194, the second electrically conductive interconnect pillar 204 and the third electrically conductive interconnect pillar 216 are the same. The first metallic interconnect 196, each of the plurality of second metallic interconnects 198, the third metallic interconnect 206, the fourth metallic interconnect 208, the fifth metallic interconnect 218, each of the plurality of sixth metallic interconnects 220 and each of the plurality of seventh metallic interconnects 230 are the same. The first metallic connection 210, the second metallic connection 222, the third metallic connection 224 and the fourth metallic connection 232 are the same. The connection between the respective substrates as as shown by the arrows.

FIG. 6A to 6B show a method of manufacturing a substrate arrangement according to a further embodiment of the present invention. FIG. 6A shows a substrate arrangement including a first substrate 236. A second substrate 238 is positioned above the first substrate 236, the second substrate 238 including a first through hole 240. A first surface 242 of the second substrate 238 is in contact with the first substrate 236 via a plurality of first metallic interconnects 244. A plurality of second metallic interconnects 246 are positioned on a second surface 248 of the second substrate 238. The first surface 242 of the second substrate 238 is positioned opposite the second surface 248 of the second substrate 238. In this regard, FIG. 6A shows the second substrate 238 including a double side solder bump. In one embodiment, one of
the plurality of first metallic interconnects 244 and one of a plurality of second metallic interconnects 246 includes a solder material or a solder bump. The first substrate 236 includes a silicon or a BT substrate. The second substrate 238 includes a semiconductor substrate with an electrical circuit formed therein.

[0039] Next, FIG. 6B shows a stacking of a third substrate 250 above the second substrate 238. The third substrate 250 includes a second through hole 252. A first electrically conductive interconnect pillar 254 is positioned on the third substrate 250 and extends from the third substrate 250 through the first through hole 240 to electrically contact the first substrate 236. The third substrate 250 is positioned above and in contact with the second substrate 238 via each of the plurality of second metallic interconnects 246. The first electrically conductive interconnect pillar 254 is in contact with the first substrate 236 via a third metallic interconnect 256. The first electrically conductive interconnect pillar 254 is in contact with one of the plurality of second metallic interconnects 246 via a first metallic connection 258. In one embodiment, the first electrically conductive interconnect pillar 254 includes a copper material or a solder material. The third metallic interconnect 256 includes a solder material or a stacked layer arrangement as mentioned in FIGs. 1, 2 or 3. The first metallic connection 258 includes a copper material. The third substrate 250 includes a semiconductor substrate with an electrical circuit formed therein.

[0040] In one embodiment, the second substrate 238 and the third substrate 250 are the same. Each of the plurality of first metallic interconnects 244, each of the plurality of second metallic interconnect 246 and the third metallic interconnect 256 are the same.

[0041] FIG. 7A to 7B show a method of manufacturing a substrate arrangement according to another further embodiment of the present invention.
FIG. 7A shows a substrate arrangement including a first substrate 260. A second substrate 262 is positioned above the first substrate 260, the second substrate 262 including a first through hole 264. The second substrate 262 is positioned above and in contact with the first substrate 260 via a plurality of first metallic interconnects 266. In one embodiment, each of the plurality of first metallic interconnects 266 includes a solder material. The first substrate 260 includes a silicon or a BT substrate. The second substrate 262 includes a semiconductor substrate with an electrical circuit formed therein.

Next, FIG. 7B shows a stacking of a third substrate 268 above the second substrate 262. The third substrate 268 includes a second through hole 270. A first electrically conductive interconnect pillar 272 is positioned on the third substrate 268 and extends from a first surface 176 of the third substrate through the first through hole 264 to electrically contact the first substrate 260. The third substrate 268 is positioned above the second substrate 262 and the first surface 276 of the third substrate 268 is in contact with the second substrate 262 via a plurality of second metallic interconnects 274. The first surface 276 may be considered as the active side of the third substrate 268. In this regard, the first electrically conductive interconnect pillar 272 and each of the plurality of second metallic interconnects 274 are positioned on the active side of the third substrate 268. The first electrically conductive interconnect pillar 272 is in contact with the first substrate 260 via a third metallic interconnect 278. The first electrically conductive interconnect pillar 272 is in contact with one of the plurality of second metallic interconnects 274 via a first metallic connection 280. In one embodiment, the first electrically conductive interconnect pillar 272 includes a copper material or a solder material. Each of the plurality of second metallic interconnects 274 and the third metallic interconnect 278 includes a solder material or a stacked layer arrangement as mentioned in FIGs. 1, 2 or 3. The first metallic
connection 280 includes a copper material. The third substrate 268 includes a semiconductor substrate with an electrical circuit formed therein.

[0044] In one embodiment, the second substrate 262 and the third substrate 268 are the same. Each of the plurality of first metallic interconnects 266, each of the plurality of second metallic interconnects 274 and the third metallic interconnect 278 are the same.

[0045] FIG. 8A to 8B show a method of manufacturing a substrate arrangement according to yet a further embodiment of the present invention. FIG. 8A shows a substrate arrangement including a first substrate 282. A second substrate 284 is positioned above the first substrate 282, the second substrate 284 including a first through hole 286. A first surface 288 of the second substrate 284 is in contact with the first substrate 282 via a plurality of first metallic interconnects 290. A plurality of second metallic interconnects 292 are positioned on a second surface 294 of the second substrate 284. The first surface 288 of the second substrate 284 is positioned opposite the second surface 294 of the second substrate 284. In one embodiment, each of the plurality of first metallic interconnects 290 and each of the plurality of second metallic interconnects 292 includes a solder material. The first substrate 282 includes a silicon or a BT substrate. The second substrate 284 includes a semiconductor substrate with an electrical circuit formed therein.

[0046] Next, FIG. 8B shows a stacking of a third substrate 296 above the second substrate 284. The third substrate 296 includes a second through hole 298. A first electrically conductive interconnect pillar 300 is positioned on the third substrate 296 and extends from a first surface 304 of the third substrate 296 through the first through hole 286 to electrically contact the first substrate 282. The third substrate 296 is positioned above and in contact with the second substrate 284 via each of the plurality of second metallic interconnects 292. The first electrically
conductive interconnect pillar 300 is in contact with the first substrate 282 via a third metallic interconnect 302. A plurality of fourth metallic interconnect 308 are positioned on a second surface 306 of the third substrate 296 opposite to the first surface 304 of the third substrate 296. The first surface 304 of the third substrate 296 may be considered the active side of the substrate and the second surface 306 of the third substrate 296 may be considered the passive side of the substrate. In this regard, the first electrically conductive interconnect pillar 300 is positioned on the active side of the third substrate 296 and each of a plurality of fourth metallic interconnects 308 is positioned on the passive side of the third substrate 296. The first electrically conductive interconnect pillar 300 is in contact with each of the plurality of second metallic interconnects 292 via a first metallic connection 310. In one embodiment, the first electrically conductive interconnect pillar 300 includes a copper material or a solder material. The third metallic interconnect 302 and each of the plurality of fourth metallic interconnects 308 includes a solder material or a stacked layer arrangement as mentioned in FIGs. 1, 2 or 3. The first metallic connection 310 includes a copper material. The third substrate 296 includes a semiconductor substrate with an electrical circuit formed therein.

[0047] In one embodiment, the second substrate 284 and the third substrate 296 are the same. Each of the plurality of first metallic interconnects 290, each of the plurality of second metallic interconnects 292, the third metallic interconnect 302 and each of the plurality of fourth metallic interconnects 308 is the same.

[0048] FIG. 9A to 9N show a method of manufacturing a chip according to one embodiment of the present invention. FIG. 9A shows a starting substrate 312. The substrate 312 may include a semiconductor material, for example, silicon (Si), silicon germanium (SiGe), Gallium arsenide (GaAs). (See block 902 in FIG. 9A.)
Next in FIG. 9B, circuits 322 are formed on a top side of the substrate 312 by an integrated circuit fabrication process. (See block 904 in FIG. 9B.)

In FIG. 9C, a photoresist (PR) layer 314 is applied or coated onto a top surface of the substrate 312. The photoresist layer 314 is then patterned to form an opening 316 thereby exposing a portion of the substrate 312 by standard photolithography techniques. (See block 906 in FIG. 9C.)

In FIG. 9D, a layer of solder material 318 is being deposited into the opening 316. The deposition of the layer of solder 318 may be carried out by a solder plating process or a screen printing process. (See block 908 in FIG. 9D.)

In FIG. 9E, the layer of solder 318 is refloowed to form a metallic interconnect 320. Solder reflow condition may vary depending on the type of solder material. The temperature for the solder reflow condition may range from about 100°C to about 260°C. (See block 910 in FIG. 9E.)

In FIG. 9F, the photoresist layer 314 is removed or stripped away by a photoresist stripper (PRS). Photoresist stripping, or simply 'resist stripping', is the removal of unwanted photoresist layer from the substrate. In this regard, any other suitable techniques or processes may also be used in order to provide greater flexibility with respect to forming the metallic interconnect. (See block 912 in FIG. 9F.)

In FIG. 9G, a photosensitive layer 324 is applied to the surface of the substrate 312 where the circuits 322 are formed. The photosensitive layer 324 may include a material that experiences a change in its physical properties when exposed to a radiation source. In one embodiment, the photosensitive layer 324 includes a thick photoresist and any commercially available dry film. Examples of dry film include Ashai Sunfort dry film, Dupont dry film, JSR
dry film, Nichgo ALPHO dry film. The average thickness of the photosensitive layer 324 is typically between about 10 to about 100 μm or about 10 to about 200 μm. For example, if a thickness of 200μm is required, a double lamination or coating can be carried out. The photosensitive layer 324 is patterned so as to expose an area of the substrate 312 to form an opening 326 in the photosensitive layer 324. (See block 914 in FIG. 9G.)

[0055] In FIG. 9H, a portion of the opening 326 is subsequently filled with copper to form a electrically conductive interconnect pillar 328 by a process termed copper column plating or electroplating. Electroplating is the process by which a metal in its ionic form is supplied with electrons to form a non-ionic coating on a desired substrate. The most common system involves a chemical solution which contains the ionic form of the metal, an anode (positively charged) which may consist of the metal being plated (a soluble anode) or an insoluble anode (usually carbon, platinum, titanium, lead, or steel), and finally, a cathode (negatively charged) where electrons are supplied to produce a film of non-ionic metal. (See block 916 in FIG. 9H.)

[0056] In FIG. 9I, a layer of solder 330 is formed or deposited on the top surface of the electrically conductive interconnect pillar 328 by a process for example solder plating or solder paste printing. (See block 918 in FIG. 9I.)

[0057] In one embodiment, the electrically conductive interconnect pillar 328 may include any other suitable conductive materials. In this regard, the steps in FIG. 9H and FIG. 9I can be a single process step.

[0058] In FIG. 9J, the backside of the substrate 312 or device wafer is being thinned or backgrind to reduce the thickness of the substrate 312. The thinning or backgrinding is achieved by a mechanical, chemical, plasma process. (See block 920 in FIG. 9J.)
[0059] In FIG. 9K, a metal layer 332 and a passivation layer 334 are being deposited on the backside of the substrate 312 by a Electron Beam Evaporator, Physical vapor deposition, Chemical vapor deposition for example. (See block 922 in FIG. 9K.)

[0060] In FIG. 9L, a through hole 336 is formed through the substrate 312 by a laser drilling process or a deep reactive ion etching (DRIE). The through hole 336 is formed in such a dimension that an electrically conductive interconnect pillar of another substrate or die of the same dimension or of a different dimension as the electrically conductive interconnect pillar 328 formed in FIG. 9H can be received in the through hole 336. (See block 924 in FIG. 9L.)

[0061] In FIG. 9M, the photosensitive layer 324 is stripped. Stripping is the removal of the photosensitive layer 324 from the substrate 312, and involves immersing the structure containing the photosensitive layer 324 in a heated solution of sodium hydroxide (stripper solution) (or commonly known as caustic soda, lye, or sodium hydrate) and agitating the sodium hydroxide until the photosensitive layer 324 lifts off from the substrate 312. The photosensitive layer 324 can also be stripped by plasma ashing or with a PR stripper or an alkali containing solution such as sodium hydroxide. The sodium hydroxide has a typical concentration of about 1 to 10 wt%. (See block 926 in FIG. 9M.)

[0062] In FIG. 9N, the substrate 312 is diced or singulated to obtain individual chips 338 by a laser dicing process. The point of dicing is as shown by the arrow.

[0063] FIG. 9N shows a chip 338 including a substrate 312 having an electrical circuit 322 formed therein, an electrically conductive interconnect pillar 328 positioned on a first surface of the substrate 312 and extending from the first surface of the substrate 312 and a through hole 336 formed through the substrate 312, wherein the through hole 336 is formed in such a dimension that an electrically conductive interconnect pillar 328 of another substrate or die of the same
dimension or of a different dimension as the electrically conductive interconnect pillar 328 can be received in the through hole 336. Further, a first metallic interconnect 320 is positioned on the first surface of the substrate 312, adjacent to the electrically conductive interconnect pillar 328. (See block 928 in FIG. 9N.)

[0064] FIG. 10A to 10N show a method of manufacturing a chip according to another embodiment of the present invention. FIG. 10A shows a starting substrate 340. The substrate 340 may include a semiconductor material, for example, silicon (Si), Silicon germanium (SiGe), Gallium arsenide (GaAs). (See block 1002 in FIG. 10A.)

[0065] In FIG. 10B, circuits 342 are formed on a top side of the substrate 340 by an integrated circuit fabrication process (See block 1004 in FIG. 10B.)

[0066] In FIG. 10C, a layer of photosensitive layer 344 is applied to the surface of the substrate 340 where the circuits 342 are formed. The photosensitive layer 344 may include a material that experiences a change in its physical properties when exposed to a radiation source. In one embodiment, the photosensitive layer 344 includes a thick photoresist and any commercially available dry film. Examples of dry film include Asahi Sunfort dry film, Dupont dry film, JSR dry film, Nichgo ALPHO dry film. The average thickness of the photosensitive layer 344 is typically between about 10 to about 100 μm or about 10 to about 200 μm. For example, if a thickness of 200μm is required, a double lamination can be carried out. The photosensitive layer 344 is patterned so as to expose an area of the substrate 340 to form an opening 346 in the photosensitive layer 344. (See block 1006 in FIG. 10C.)

[0067] In FIG. 10D, a portion of the opening 346 is subsequently filled with copper to form a electrically conductive interconnect pillar 348 by a process termed copper column plating or electroplating. Electroplating is the process by which a metal in its ionic form is supplied with
electrons to form a non-ionic coating on a desired substrate. The most common system involves a chemical solution which contains the ionic form of the metal, an anode (positively charged) which may consist of the metal being plated (a soluble anode) or an insoluble anode (usually carbon, platinum, titanium, lead, or steel), and finally, a cathode (negatively charged) where electrons are supplied to produce a film of non-ionic metal. (See block 1008 in FIG. 10D.)

[0068] In FIG. 10E, a layer of solder 350 is formed or deposited on the top surface of the electrically conductive interconnect pillar 348 by a process for example solder plating or solder paste printing. (See block 1010 in FIG. 10E.)

[0069] In one embodiment, the electrically conductive interconnect pillar 348 may include any other suitable conductive materials. In this regard, the steps in FIG. 10D and FIG. 10E can be a single process step.

[0070] In FIG. 10F, the backside of the substrate 340 or device wafer is being thinned or backgrind to reduce the thickness of the substrate 340. The thinning or backgrind is achieved by a mechanical, chemical, plasma process. (See block 1012 in FIG. 10F.)

[0071] In FIG. 10G, a metal layer 352 and a passivation layer 354 are being deposited on the backside of the substrate 340 by a Electron Beam Evaporator, physical vapor deposition or chemical vapor deposition. (See block 1014 in FIG. 10G.)

[0072] In FIG. 10H, a photoresist (PR) layer 356 is applied or coated onto a top surface of the substrate 340. The photoresist layer 356 is then patterned to form an opening 357 thereby exposing a portion of the substrate 340 by standard photolithography techniques. (See block 1016 in FIG. 10H.)
[0073] In FIG. 10I, a layer of solder material 358 is being deposited into the opening 357. The deposition of the layer of solder 358 may be carried out by a solder plating process or a screen printing process. (See block 1018 in FIG. 10I.)

[0074] In FIG. 10J, the layer of solder 358 is reflowed to form a metallic interconnect 360. As mentioned earlier, solder reflow condition may vary depending on the type of solder material. The temperature for the solder reflow condition may range from about 100°C to about 260°C. (See block 1020 in FIG. 10J.)

[0075] In FIG. 10K, the photosensitive layer 344 is stripped. Stripping is the removal of the photosensitive layer 344 from the substrate 340, and involves immersing the structure containing the photosensitive layer 344 in a heated solution of sodium hydroxide (stripper solution) (or commonly known as caustic soda, lye, or sodium hydrate) and agitating the sodium hydroxide until the photosensitive layer 344 lifts off from the substrate 340. The photosensitive layer 344 can be stripped with an alkali containing solution such as sodium hydroxide. The sodium hydroxide has a typical concentration of 1 to 10 wt%. (See block 1022 in FIG. 10K.)

[0076] In FIG. 10L, a through hole 362 is formed through the substrate 340 by a laser drilling process or a deep reactive ion etching (DRIE). The through hole 362 is formed in such a dimension that an electrically conductive interconnect pillar of another substrate or die of the same dimension or of a different dimension as the electrically conductive interconnect pillar 348 formed in FIG. 9H can be received in the through hole 362. (See block 1024 in FIG. 10L.)

[0077] In FIG. 10M, the photoresist layer 356 is removed or stripped away by a photoresist stripper (PRS). Photoresist stripping, or simply 'resist stripping', is the removal of unwanted photoresist layer from the substrate. Its objective is to eliminate the photoresist material from the substrate as quickly as possible, without allowing any surface materials under the photoresist to
be attacked by the chemicals used. In this regard, any other suitable techniques or processes may also be used in order to provide greater flexibility with respect to forming the metallic interconnect. (See block 1026 in FIG. 10M.)

[0078] In FIG. 10N, the substrate 340 is diced or singulated to obtain individual chips 364 by a laser dicing process. The point of dicing is as shown by the arrow.

[0079] FIG. 10N shows a chip 364 including a substrate 340 having an electrical circuit 342 formed therein, an electrically conductive interconnect pillar 348 positioned on a first surface of the substrate 340 and extending from the first surface 363 of the substrate 340 and a through hole 362 formed through the substrate 340, wherein the through hole 362 is formed in such a dimension that an electrically conductive interconnect pillar of another substrate or die of the same dimension or of a different dimension as the electrically conductive interconnect pillar 348 can be received in the through hole 362. Further, a first metallic interconnect 360 is positioned on a second surface 365 of the substrate 340, adjacent to the electrically conductive interconnect pillar 348. The first surface 363 is opposite to the second surface 365 of the substrate 340. (See block 1028 in FIG. 10N.)

[0080] FIG. 11 shows an electrical model 366 of a substrate arrangement according to one embodiment of the present invention. FIG. 11 shows a plurality of electrically conductive interconnect pillars 368, isolated from the respective substrates 369 by respective air-gaps 370. The airgap 370 around the electrically conductive pillar provide a good signal or power isolation from the substrate 369.

[0081] FIG. 12 shows a comparison of simulation results of various embodiments of a substrate arrangement according to one embodiment of the present invention. FIG. 12 shows a plot of signal insertion loss versus frequency. Plot 374 is for a normal via, plot 376 is for a
through-hole or via with 20μm air-gap and plot 378 is for a through hole or via with 20μm air-gap and 1μm copper-shield. The air gap around the electrically conductive pillar provides a smaller insertion loss at different signal transmission frequency.

[0082] FIG. 13A to 13C show types of stresses on an electrically conductive interconnect pillar 372 of a substrate arrangement according to one embodiment of the present invention. FIG. 13A shows a normal stress on the electrically conductive interconnect pillar 372. The normal stress is about 71.907 MPa.

[0083] FIG. 13B shows a von-mises stress on the electrically conductive interconnect pillar 372 of a substrate arrangement. The von-mises stress or equivalent stress is about 364.49 MPa.

[0084] FIG. 13C shows a first principal stress on the electrically conductive interconnect pillar 372 of a substrate arrangement. The first principal stress or maximum stress in a principle plane is about 386.175 MPa.

[0085] In the following description, further aspects of embodiments of the present invention will be explained.

[0086] According to one embodiment of the present invention, a new design to improve the process, electrical and mechanical performances of current through silicon via (TSV) issues is proposed. Issue of via plating is eliminated by removing the need to plate the vias and replacing with conventional and established Cu columns. This method also allows the vias to be fully etched or drilled which eliminates cratering issues. With the new structure, modeling shows that there are improvements in the electrical and mechanical performances. The processes of how to fabricate the chip using low temperature processes are also shown.

[0087] According to one embodiment of the present invention, the substrates are stacked by a flipchip approach.
According to one embodiment of the present invention, the electrically conductive interconnect pillar is not in contact with the sides of the through hole formed in the substrate. This gives rise to respective air gaps between the electrically conductive interconnect pillar and the substrate which results in better electrical performance.

According to one embodiment of the present invention, stress locations are only located on the electrically conductive interconnect pillar.

According to one embodiment of the present invention, the second substrate is positioned above and in contact with the first substrate via at least one first metallic interconnect.

According to one embodiment of the present invention, the at least one first metallic interconnect includes a solder material.

According to one embodiment of the present invention, the at least one first metallic interconnect includes a first metallic layer, a second metallic layer arranged on the first metallic layer; and a third metallic layer arranged on the second metallic layer.

According to one embodiment of the present invention, the first metallic layer includes a copper material or a solder material.

According to one embodiment of the present invention, the second metallic layer includes a tin material or a solder material.

According to one embodiment of the present invention, the third metallic layer includes a copper material.

According to one embodiment of the present invention, the first metallic layer is in contact with the first substrate.

According to one embodiment of the present invention, the third metallic layer is in contact with second substrate.
According to one embodiment of the present invention, the third substrate is positioned above and in contact with second substrate via at least one second metallic interconnect.

According to one embodiment of the present invention, the at least one second metallic interconnect is the same as the at least one first metallic interconnect.

According to one embodiment of the present invention, the substrate arrangement further includes a fourth substrate positioned above the third substrate, the fourth substrate comprising a third through hole.

According to one embodiment of the present invention, the fourth substrate is positioned above and in contact with the third substrate via at least one third metallic interconnect.

According to one embodiment of the present invention, the at least one first metallic interconnect, the at least one second metallic interconnect and the at least one third metallic interconnect are the same.

According to one embodiment of the present invention, the second electrically conductive interconnect pillar is positioned on the second substrate and extending from the second substrate through the second through hole to electrically contact the fourth substrate.

According to one embodiment of the present invention, the substrate arrangement further includes a fifth substrate positioned above the fourth substrate.

According to one embodiment of the present invention, the fifth substrate is positioned above and in contact with the fourth substrate via at least one fourth metallic interconnect.
[00106] According to one embodiment of the present invention, the at least one fourth metallic interconnect includes a solder material.

[00107] According to one embodiment of the present invention, the substrate arrangement further includes a third electrically conductive interconnect pillar positioned on the third substrate and extending from the third substrate through the third through hole to electrically contact the fifth substrate.

[00108] According to one embodiment of the present invention, the first electrically conductive interconnect pillar is arranged in contact with the third substrate via a fifth metallic interconnect.

[00109] According to one embodiment of the present invention, the second electrically conductive interconnect pillar is arranged in contact with the fourth substrate via a sixth metallic interconnect.

[00110] According to one embodiment of the present invention, the fifth metallic interconnect is the same as the sixth metallic interconnect.

[00111] According to one embodiment of the present invention, the fifth metallic interconnect includes a fourth metallic layer and a fifth metallic layer.

[00112] According to one embodiment of the present invention, the fourth metallic layer is in contact with the first electrically conductive interconnect pillar.

[00113] According to one embodiment of the present invention, the fifth metallic layer is in contact with the third substrate.

[00114] According to one embodiment of the present invention, the fourth metallic layer includes a tin material or a solder material.
[00115] According to one embodiment of the present invention, the fifth metallic layer includes a copper material.

[00116] According to one embodiment of the present invention, the fifth metallic layer is in contact with the at least one second metallic interconnect via a first metallic connection.

[00117] According to one embodiment of the present invention, the second electrically conductive interconnect pillar is in contact with the at least second metallic interconnect via a second metallic connection.

[00118] According to one embodiment of the present invention, the first metallic connection includes a copper material.

[00119] According to one embodiment of the present invention, the second metallic connection includes a copper material.

[00120] According to one embodiment of the present invention, the first electrically conductive interconnect pillar includes a copper material or a solder material.

[00121] According to one embodiment of the present invention, the first electrically conductive interconnect pillar, the second electrically interconnect pillar and the third electrically conductive interconnect pillar are the same.

[00122] According to one embodiment of the present invention, the first substrate is a semiconductor substrate with an electrical circuit formed therein.

[00123] According to one embodiment of the present invention, the first substrate, the second substrate, the third substrate and the fourth substrate are the same.

[00124] According to one embodiment of the present invention, the fifth substrate is a semiconductor substrate.
According to one embodiment of the present invention, the first through hole and the second through hole are aligned along a different axis perpendicular to a plane of the first substrate.

According to one embodiment of the present invention, the second through hole and the third through hole are aligned along a different axis perpendicular to a plane of the first substrate.

According to one embodiment of the present invention, the first substrate, the second substrate, the third substrate, the fourth substrate and the fifth substrates are arranged parallel to each other.

According to one embodiment of the present invention, the third electrically conductive interconnect pillar is arranged in contact with the fifth substrate via a seventh metallic interconnect.

According to one embodiment of the present invention, the seventh metallic interconnect is the same as the fourth metallic interconnect.

According to one embodiment of the present invention, forming the second substrate above the first substrate includes forming the second substrate such that the second substrate is in contact with the first substrate via at least one first metallic interconnect.

According to one embodiment of the present invention, the at least one first metallic interconnect includes a solder material.

According to one embodiment of the present invention, the at least one first metallic interconnect includes a first metallic layer, a second metallic layer arranged on the first metallic layer; and a third metallic layer arranged on the second metallic layer.
[00133] According to one embodiment of the present invention, the first metallic layer includes a copper material or a solder material.

[00134] According to one embodiment of the present invention, the second metallic layer includes a tin material or a solder material.

[00135] According to one embodiment of the present invention, the third metallic layer includes a copper material.

[00136] According to one embodiment of the present invention, the first metallic layer is in contact with the first substrate.

[00137] According to one embodiment of the present invention, the third metallic layer is in contact with second substrate.

[00138] According to one embodiment of the present invention, forming the third substrate above the second substrate includes forming the third substrate such that the third substrate is in contact with second substrate via at least one second metallic interconnect.

[00139] According to one embodiment of the present invention, the at least one second metallic interconnect is the same as the at least one first metallic interconnect.

[00140] According to one embodiment of the present invention, the method includes forming a fourth substrate above the third substrate and forming a third through hole through the fourth substrate.

[00141] According to one embodiment of the present invention, forming the fourth substrate above the third substrate includes forming the fourth substrate such that the fourth substrate is in contact with the third substrate via at least one third metallic interconnect.
[00142] According to one embodiment of the present invention, the at least one first metallic interconnect, the at least one second metallic interconnect and the at least one third metallic interconnect are the same.

[00143] According to one embodiment of the present invention, forming the second electrically conductive interconnect pillar includes forming the second electrically conductive interconnect pillar such that the second electrically conductive interconnect pillar is positioned on the second substrate and extending from the second substrate through the second through hole to electrically contact the fourth substrate.

[00144] According to one embodiment of the present invention, the method includes forming a fifth substrate above the fourth substrate.

[00145] According to one embodiment of the present invention, forming the fifth substrate above the fourth substrate includes forming the fifth substrate such that the fifth substrate is in contact with the fourth substrate via at least one fourth metallic interconnect.

[00146] According to one embodiment of the present invention, the at least one fourth metallic interconnect includes a solder material.

[00147] According to one embodiment of the present invention, the method further includes forming a third electrically conductive interconnect pillar on the third substrate and extending from the third substrate through the third through hole to electrically contact the fifth substrate.

[00148] According to one embodiment of the present invention, forming the first electrically conductive interconnect pillar includes forming the first electrically conductive interconnect pillar such that the first electrically conductive interconnect pillar is arranged in contact with the third substrate via a fifth metallic interconnect.
[00149] According to one embodiment of the present invention, forming the second electrically conductive interconnect pillar includes forming the second electrically conductive interconnect pillar such that the second electrically conductive interconnect pillar is arranged in contact with the fourth substrate via a sixth metallic interconnect.

[00150] According to one embodiment of the present invention, the fifth metallic interconnect is the same as the sixth metallic interconnect.

[00151] According to one embodiment of the present invention, the fifth metallic interconnect includes a fourth metallic layer and a fifth metallic layer.

[00152] According to one embodiment of the present invention, the fourth metallic layer is in contact with the first electrically conductive interconnect pillar.

[00153] According to one embodiment of the present invention, the fifth metallic layer is in contact with the third substrate.

[00154] According to one embodiment of the present invention, the fourth metallic layer includes a tin material or a solder material.

[00155] According to one embodiment of the present invention, the fifth metallic layer includes a copper material.

[00156] According to one embodiment of the present invention, the method further includes forming the fifth metallic layer to be in contact with the at least one second metallic interconnect via a first metallic connection

[00157] According to one embodiment of the present invention, the method further includes forming the second electrically conductive interconnect pillar to be in contact with the at least second metallic interconnect via a second metallic connection.
[00158] According to one embodiment of the present invention, the first metallic connection includes a copper material.

[00159] According to one embodiment of the present invention, the second metallic connection includes a copper material.

[00160] According to one embodiment of the present invention, the first electrically conductive interconnect pillar includes a copper material or a solder material.

[00161] According to one embodiment of the present invention, the first electrically conductive interconnect pillar, the second electrically interconnect pillar and the third electrically conductive interconnect pillar are the same.

[00162] According to one embodiment of the present invention, the first substrate is a semiconductor substrate with an electrical circuit formed therein.

[00163] According to one embodiment of the present invention, the first substrate, the second substrate, the third substrate and the fourth substrate are the same.

[00164] According to one embodiment of the present invention, the fifth substrate is a semiconductor substrate.

[00165] According to one embodiment of the present invention, forming the first through hole and the second through hole includes forming the first through hole and the second through hole such that the first through hole and the second through hole are aligned along a different axis perpendicular to a plane of the first substrate.

[00166] According to one embodiment of the present invention, forming the second through hole and the third through hole includes forming the second through hole and the third through hole such that the second through hole and the third through hole are aligned along a different axis perpendicular to a plane of the first substrate.
According to one embodiment of the present invention, the first substrate, the second substrate, the third substrate, the fourth substrate and the fifth substrates are arranged parallel to each other.

According to one embodiment of the present invention, the method further includes forming the third electrically conductive interconnect pillar to be in contact with the fifth substrate via a seventh metallic interconnect.

According to one embodiment of the present invention, the seventh metallic interconnect is the same as the fourth metallic interconnect.

According to one embodiment of the present invention, the chip further includes a first metallic interconnect positioned on the first surface of the substrate, adjacent to the electrically conductive interconnect pillar.

According to one embodiment of the present invention, the chip further includes a first metallic interconnect positioned on a second surface of the substrate.

According to one embodiment of the present invention, the first surface of the substrate is arranged opposite to the second surface of the substrate.

According to one embodiment of the present invention, the through hole extends through the first surface of the substrate to the second surface of the substrate.

According to one embodiment of the present invention, the through hole is positioned adjacent to the electrically conductive interconnect pillar and the first metallic interconnect.

According to one embodiment of the present invention, the chip further includes a second metallic interconnect positioned on the electrically conductive interconnect pillar.

According to one embodiment of the present invention, the substrate is a semiconductor substrate.
[00177] According to one embodiment of the present invention, the electrically conductive interconnect pillar extends from the first surface of the substrate in a direction at least substantially perpendicular thereto in a tapered manner.

[00178] According to one embodiment of the present invention, the electrically conductive interconnect pillar includes a copper material or a solder material.

[00179] According to one embodiment of the present invention, the first metallic interconnect includes a solder material.

[00180] According to one embodiment of the present invention, the first metallic interconnect includes a first metallic layer, a second metallic layer arranged on the first metallic layer; and a third metallic layer arranged on the second metallic layer.

[00181] According to one embodiment of the present invention, the first metallic layer includes a copper material.

[00182] According to one embodiment of the present invention, the second metallic layer includes a tin material or a solder material.

[00183] According to one embodiment of the present invention, the third metallic layer includes a copper material or a solder material.

[00184] According to one embodiment of the present invention, the second metallic interconnect includes a solder material.

[00185] According to one embodiment of the present invention, the second metallic interconnect includes fourth metallic layer and a fifth metallic layer.

[00186] According to one embodiment of the present invention, the fourth metallic layer includes a tin material or a solder material.
[00187] According to one embodiment of the present invention, the fifth metallic layer includes a copper material.

[00188] According to one embodiment of the present invention, the method further includes forming a first metallic interconnect on the first surface of the substrate, the first metallic interconnect being positioned adjacent to the electrically conductive interconnect pillar.

[00189] According to one embodiment of the present invention, the method further includes forming a first metallic interconnect on a second surface of the substrate.

[00190] According to one embodiment of the present invention, the first surface of the substrate is arranged opposite to the second surface of the substrate.

[00191] According to one embodiment of the present invention, forming the through hole through the substrate includes forming the through hole through the first surface of the substrate through to the second surface of the substrate.

[00192] According to one embodiment of the present invention, the method further includes forming the through hole such that the through hole is positioned adjacent to the electrically conductive interconnect pillar and the first metallic interconnect.

[00193] According to one embodiment of the present invention, the method further includes forming a second metallic interconnect on the electrically conductive interconnect pillar.

[00194] According to one embodiment of the present invention, the substrate is a semiconductor substrate.

[00195] According to one embodiment of the present invention, forming the electrically conductive interconnect pillar includes forming the electrically conductive interconnect pillar such that the electrically conductive interconnect pillar extends from the first surface of the substrate in a direction at least substantially perpendicular there to in a tapered manner.
[00196] According to one embodiment of the present invention, the electrically conductive interconnect pillar includes a copper material or a solder material.

[00197] According to one embodiment of the present invention, the first metallic interconnect includes a solder material.

[00198] According to one embodiment of the present invention, the first metallic interconnect includes a first metallic layer, a second metallic layer arranged on the first metallic layer; and a third metallic layer arranged on the second metallic layer.

[00199] According to one embodiment of the present invention, the first metallic layer includes a copper material.

[00200] According to one embodiment of the present invention, the second metallic layer includes a tin material or a solder material.

[00201] According to one embodiment of the present invention, the third metallic layer includes a copper material or a solder material.

[00202] According to one embodiment of the present invention, the second metallic interconnect includes a solder material.

[00203] According to one embodiment of the present invention, the second metallic interconnect includes fourth metallic layer and a fifth metallic layer.

[00204] According to one embodiment of the present invention, the fourth metallic layer includes a tin material or a solder material.

[00205] According to one embodiment of the present invention, the fifth metallic layer includes a copper material.

[00206] While the invention has been particularly shown and described with reference to specific embodiments, it should be understood by those skilled in the art that various changes in
form and detail may be made therein without departing from the spirit and scope of the invention as defined by the appended claims. The scope of the invention is thus indicated by the appended claims and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced.
Claims

What is claimed is:

1. A substrate arrangement comprising:

   a first substrate;

   a second substrate positioned above the first substrate, the second substrate comprising a first through hole;

   a third substrate positioned above the second substrate, the third substrate comprising a second through hole;

   a first electrically conductive interconnect pillar positioned on the first substrate and extending from the first substrate through the first through hole to electrically contact the third substrate; and

   a second electrically conductive interconnect pillar positioned on the second substrate and extending from the second substrate through the second through hole.

2. The substrate arrangement of claim 1, wherein the second substrate is positioned above and in contact with the first substrate via at least one first metallic interconnect.

3. The substrate arrangement of claim 2, wherein the at least one first metallic interconnect includes a solder material.

4. The substrate arrangement of claim 2, wherein the at least one first metallic interconnect includes

   a first metallic layer,
a second metallic layer arranged on the first metallic layer; and
a third metallic layer arranged on the second metallic layer.

5. The substrate arrangement of claim 4, wherein the first metallic layer includes a copper material or a solder material.

6. The substrate arrangement of claim 4 or 5, wherein the second metallic layer includes a tin material or a solder material.

7. The substrate arrangement of any one of claims 4 to 6, wherein the third metallic layer includes a copper material.

8. The substrate arrangement of any one of claims 4 to 7, wherein the first metallic layer is in contact with the first substrate.

9. The substrate arrangement of any one of claims 4 to 8, wherein the third metallic layer is in contact with second substrate.

10. The substrate arrangement of any one of claims 1 to 9, wherein the third substrate is positioned above and in contact with second substrate via at least one second metallic interconnect.

11. The substrate arrangement of claim 10, wherein the at least one second metallic interconnect is the same as the at least one first metallic interconnect.

12. The substrate arrangement of any one of claims 1 to 11, further comprising a fourth substrate positioned above the third substrate, the fourth substrate comprising a third through hole.

13. The substrate arrangement of claim 12, wherein the fourth substrate is positioned above and in contact with the third substrate via at least one third metallic interconnect.
14. The substrate arrangement of claim 13, wherein the at least one first metallic interconnect, the at least one second metallic interconnect and the at least one third metallic interconnect are the same.

15. The substrate arrangement of any one of claims 12 to 14, wherein the second electrically conductive interconnect pillar is positioned on the second substrate and extending from the second substrate through the second through hole to electrically contact the fourth substrate.

16. The substrate arrangement of claim 15, further comprising a fifth substrate positioned above the fourth substrate.

17. The substrate arrangement of claim 16, wherein the fifth substrate is positioned above and in contact with the fourth substrate via at least one fourth metallic interconnect.

18. The substrate arrangement of claim 17, wherein the at least one fourth metallic interconnect includes a solder material.

19. The substrate arrangement of any one of claims 16 to 18, further comprising a third electrically conductive interconnect pillar positioned on the third substrate and extending from the third substrate through the third through hole to electrically contact the fifth substrate.

20. The substrate arrangement of any one of claims 1 to 19, wherein the first electrically conductive interconnect pillar is arranged in contact with the third substrate via a fifth metallic interconnect.
21. The substrate arrangement of any one of claims 12 to 20, wherein the second electrically conductive interconnect pillar is arranged in contact with the fourth substrate via a sixth metallic interconnect.

22. The substrate arrangement of claim 21, wherein the fifth metallic interconnect is the same as the sixth metallic interconnect.

23. The substrate arrangement of any one of claims 20 to 22, wherein the fifth metallic interconnect includes a fourth metallic layer and a fifth metallic layer.

24. The substrate arrangement of claim 23, wherein the fourth metallic layer is in contact with the first electrically conductive interconnect pillar.

25. The substrate arrangement of claim 23 or 24, wherein the fifth metallic layer is in contact with the third substrate.

26. The substrate arrangement of any one of claims 23 to 25, wherein the fourth metallic layer includes a tin material or a solder material.

27. The substrate arrangement of any one of claims 23 to 26, wherein the fifth metallic layer includes a copper material.

28. The substrate arrangement of any one of claims 23 to 27, wherein the fifth metallic layer is in contact with the at least one second metallic interconnect via a first metallic connection.

29. The substrate arrangement of any one of claims 10 to 28, wherein the second electrically conductive interconnect pillar is in contact with the at least second metallic interconnect via a second metallic connection.
30. The substrate arrangement of claim 28 or 29, wherein the first metallic connection includes a copper material.

31. The substrate arrangement of claim 29 or 30, wherein the second metallic connection includes a copper material.

32. The substrate arrangement of any one of claims 1 to 31, wherein the first electrically conductive interconnect pillar includes a copper material or a solder material.

33. The substrate arrangement of any one of claims 19 to 32, wherein the first electrically conductive interconnect pillar, the second electrically interconnect pillar and the third electrically conductive interconnect pillar are the same.

34. The substrate arrangement of any one of claims 1 to 33, wherein the first substrate is a semiconductor substrate with an electrical circuit formed therein.

35. The substrate arrangement of any one of claims 12 to 34, wherein the first substrate, the second substrate, the third substrate and the fourth substrate are the same.

36. The substrate arrangement of any one of claims 16 to 35, wherein the fifth substrate is a semiconductor substrate.

37. The substrate arrangement of any one of claims 1 to 36, wherein the first through hole and the second through hole are aligned along a different axis perpendicular to a plane of the first substrate.

38. The substrate arrangement of any one of claims 12 to 37, wherein the second through hole and the third through hole are aligned along a different axis perpendicular to a plane of the first substrate.
39. The substrate arrangement of any one of claims 16 to 38, wherein the first substrate, the second substrate, the third substrate, the fourth substrate and the fifth substrates are arranged parallel to each other.

40. The substrate arrangement of any one of claims 19 to 39, wherein the third electrically conductive interconnect pillar is arranged in contact with the fifth substrate via a seventh metallic interconnect.

41. The substrate arrangement of claim 40, wherein the seventh metallic interconnect is the same as the fourth metallic interconnect.

42. A method of manufacturing a substrate arrangement comprising:

forming a second substrate above a first substrate;

forming a first through hole through the second substrate;

forming a third substrate above the second substrate;

forming a second through hole through the third substrate;

forming a first electrically conductive interconnect pillar on the first substrate, the first electrically conductive interconnect pillar extending from the first substrate through the first through hole to electrically contact the third substrate; and

forming a second electrically conductive interconnect pillar on the second substrate, the second electrically conductive interconnect pillar extending from the second substrate through the second through hole.

43. The method of claim 42, wherein forming the second substrate above the first substrate includes forming the second substrate such that the second substrate is in contact with the first substrate via at least one first metallic interconnect
44. The method of claim 43, wherein the at least one first metallic interconnect includes a solder material.

45. The method of claim 43, wherein the at least one first metallic interconnect includes a first metallic layer, a second metallic layer arranged on the first metallic layer; and a third metallic layer arranged on the second metallic layer.

46. The method of claim 45, wherein the first metallic layer includes a copper material or a solder material.

47. The method of claim 45 or 46, wherein the second metallic layer includes a tin material or a solder material.

48. The method of any one of claims 45 to 47, wherein the third metallic layer includes a copper material.

49. The method of any one of claims 45 to 48, wherein the first metallic layer is in contact with the first substrate.

50. The method of any one of claims 45 to 49, wherein the third metallic layer is in contact with second substrate.

51. The method of any one of claims 42 to 50, wherein forming the third substrate above the second substrate includes forming the third substrate such that the third substrate is in contact with second substrate via at least one second metallic interconnect.

52. The method of claim 51, wherein the at least one second metallic interconnect is the same as the at least one first metallic interconnect.
53. The method of any one of claims 42 to 52, further comprising forming a fourth substrate above the third substrate and forming a third through hole through the fourth substrate.

54. The method of claim 53, wherein forming the fourth substrate above the third substrate includes forming the fourth substrate such that the fourth substrate is in contact with the third substrate via at least one third metallic interconnect.

55. The method of claim 54, wherein the at least one first metallic interconnect, the at least one second metallic interconnect and the at least one third metallic interconnect are the same.

56. The method of any one of claims 53 to 55, wherein forming the second electrically conductive interconnect pillar includes forming the second electrically conductive interconnect pillar such that the second electrically conductive interconnect pillar is positioned on the second substrate and extending from the second substrate through the second through hole to electrically contact the fourth substrate.

57. The method of claim 56, further comprising forming a fifth substrate above the fourth substrate.

58. The method of claim 57, wherein forming the fifth substrate above the fourth substrate includes forming the fifth substrate such that the fifth substrate is in contact with the fourth substrate via at least one fourth metallic interconnect.

59. The method of claim 58, wherein the at least one fourth metallic interconnect includes a solder material.
60. The method of any one of claims 57 to 59, further comprising forming a third electrically conductive interconnect pillar on the third substrate and extending from the third substrate through the third through hole to electrically contact the fifth substrate.

61. The method of any one of claims 42 to 60, wherein forming the first electrically conductive interconnect pillar includes forming the first electrically conductive interconnect pillar such that the first electrically conductive interconnect pillar is arranged in contact with the third substrate via a fifth metallic interconnect.

62. The method of any one of claims 53 to 61, wherein forming the second electrically conductive interconnect pillar includes forming the second electrically conductive interconnect pillar such that the second electrically conductive interconnect pillar is arranged in contact with the fourth substrate via a sixth metallic interconnect.

63. The method of claim 62, wherein the fifth metallic interconnect is the same as the sixth metallic interconnect.

64. The method of any one of claims 61 to 63, wherein the fifth metallic interconnect includes a fourth metallic layer and a fifth metallic layer.

65. The method of claim 64, wherein the fourth metallic layer is in contact with the first electrically conductive interconnect pillar.

66. The method of claim 64 or 65, wherein the fifth metallic layer is in contact with the third substrate.

67. The method of any one of claims 64 to 66, wherein the fourth metallic layer includes a tin material or a solder material.

68. The method of any one of claims 64 to 67, wherein the fifth metallic layer includes a copper material.
69. The method of any one of claims 64 to 68, further comprising forming the fifth metallic layer to be in contact with the at least one second metallic interconnect via a first metallic connection.

70. The method of any one of claims 51 to 69, further comprising forming the second electrically conductive interconnect pillar to be in contact with the at least second metallic interconnect via a second metallic connection.

71. The method of claim 69 or 70, wherein the first metallic connection includes a copper material.

72. The method of claim 70 or 71, wherein the second metallic connection includes a copper material.

73. The method of any one of claims 42 to 72, wherein the first electrically conductive interconnect pillar includes a copper material or a solder material.

74. The method of any one of claims 60 to 73, wherein the first electrically conductive interconnect pillar, the second electrically interconnect pillar and the third electrically conductive interconnect pillar are the same.

75. The method of any one of claims 42 to 74, wherein the first substrate is a semiconductor substrate with an electrical circuit formed therein.

76. The method of any one of claims 53 to 75, wherein the first substrate, the second substrate, the third substrate and the fourth substrate are the same.

77. The method of any one of claims 57 to 76, wherein the fifth substrate is a semiconductor substrate.
78. The method of any one of claims 42 to 77, wherein forming the first through hole and the second through hole includes forming the first through hole and the second through hole such that the first through hole and the second through hole are aligned along a different axis perpendicular to a plane of the first substrate.

79. The method of any one of claims 53 to 78, wherein forming the second through hole and the third through hole includes forming the second through hole and the third through hole such that the second through hole and the third through hole are aligned along a different axis perpendicular to a plane of the first substrate.

80. The method of any one of claims 57 to 79, wherein the first substrate, the second substrate, the third substrate, the fourth substrate and the fifth substrates are arranged parallel to each other.

81. The method of any one of claims 60 to 80, further comprising forming the third electrically conductive interconnect pillar to be in contact with the fifth substrate via a seventh metallic interconnect.

82. The method of claim 81, wherein the seventh metallic interconnect is the same as the fourth metallic interconnect.

83. A substrate arrangement comprising:

   a first substrate;

   a second substrate positioned above the first substrate, the second substrate comprising a first through hole;

   a third substrate positioned above the second substrate, the third substrate comprising a second through hole;
a first electrically conductive interconnect pillar positioned on the first substrate and extending from the first substrate through the first through hole to electrically contact the third substrate;

wherein the first through hole and the second through hole are aligned along a different axis perpendicular to a plane of the first substrate.

84. A chip comprising:

a substrate having an electrical circuit formed therein;

an electrically conductive interconnect pillar positioned on a first surface of the substrate and extending from the first surface of the substrate; and

a through hole formed through the substrate, wherein the through hole is formed in such a dimension that an electrically conductive interconnect pillar of another substrate of the same dimension as the electrically conductive interconnect pillar can be received in the through hole.

85. The chip of claim 84, further comprising a first metallic interconnect positioned on the first surface of the substrate, adjacent to the electrically conductive interconnect pillar.

86. The chip of claim 84, further comprising a first metallic interconnect positioned on a second surface of the substrate.

87. The chip of claim 86, wherein the first surface of the substrate is arranged opposite to the second surface of the substrate.

88. The chip of claim 87, wherein the through hole extends through the first surface of the substrate to the second surface of the substrate.

89. The chip of any one of claims 84 to 88, wherein the through hole is positioned adjacent to the electrically conductive interconnect pillar and the first metallic interconnect.
90. The chip of any one of claims 84 to 89, further comprising a second metallic interconnect positioned on the electrically conductive interconnect pillar.

91. The chip of any one of claims 84 to 90, wherein the substrate is a semiconductor substrate.

92. The chip of any one of claims 84 to 91, wherein the electrically conductive interconnect pillar extends from the first surface of the substrate in a direction at least substantially perpendicular thereto in a tapered manner.

93. The chip of any one of claims 84 to 92, wherein the electrically conductive interconnect pillar includes a copper material or a solder material.

94. The chip of any one of claims 85 to 93, wherein the first metallic interconnect includes a solder material.

95. The chip of any one of claims 85 to 93, wherein the first metallic interconnect includes a first metallic layer, a second metallic layer arranged on the first metallic layer; and a third metallic layer arranged on the second metallic layer.

96. The chip of claim 95, wherein the first metallic layer includes a copper material.

97. The chip of claim 95 or 96, wherein the second metallic layer includes a tin material or a solder material.

98. The chip of any one of claims 95 to 97, wherein the third metallic layer includes a copper material or a solder material.
99. The chip of any one of claims 90 to 98, wherein the second metallic interconnect includes a solder material.

100. The chip of any one of claims 90 to 98, wherein the second metallic interconnect includes fourth metallic layer and a fifth metallic layer.

101. The chip of claim 100, wherein the fourth metallic layer includes a tin material or a solder material.

102. The chip of claim 100 or 101, wherein the fifth metallic layer includes a copper material.

103. A method of manufacturing a chip, the method comprising:

forming an electrical circuit in a substrate;

forming an electrically conductive interconnect pillar on a first surface of the substrate, the electrically conductive interconnect pillar extending from the first surface of the substrate;

forming a through hole through the substrate, wherein the through hole is formed in such a dimension that an electrically conductive interconnect pillar of another substrate of the same dimension as the electrically conductive interconnect pillar can be received in the through hole.

104. The method of claim 103, further comprising

forming a first metallic interconnect on the first surface of the substrate, the first metallic interconnect being positioned adjacent to the electrically conductive interconnect pillar.

105. The method of claim 103, further comprising
forming a first metallic interconnect on a second surface of the substrate

106. The method of claim 105, wherein the first surface of the substrate is arranged opposite to the second surface of the substrate.

107. The method of claim 106, wherein forming the through hole through the substrate includes forming the through hole through the first surface of the substrate through to the second surface of the substrate.

108. The method of any one of claims 103 to 107, wherein forming the through hole includes forming the through hole such that the through hole is positioned adjacent to the electrically conductive interconnect pillar and the first metallic interconnect.

109. The method of any one of claims 103 to 108, further comprising forming a second metallic interconnect on the electrically conductive interconnect pillar.

110. The method of any one of claims 103 to 109, wherein the substrate is a semiconductor substrate.

111. The method of any one of claims 103 to 110, wherein forming the electrically conductive interconnect pillar comprises forming the electrically conductive interconnect pillar such that the electrically conductive interconnect pillar extends from the first surface of the substrate in a direction at least substantially perpendicular thereto in a tapered manner.

112. The method of any one of claims 103 to 111, wherein the electrically conductive interconnect pillar includes a copper material or a solder material.

113. The method of any one of claims 104 to 112, wherein the first metallic interconnect includes a solder material.
114. The method of any one of claims 104 to 112, wherein the first metallic interconnect includes

a first metallic layer,
a second metallic layer arranged on the first metallic layer; and
a third metallic layer arranged on the second metallic layer.

115. The method of claim 114, wherein the first metallic layer includes a copper material.

116. The method of claim 114 or 115, wherein the second metallic layer includes a tin material or a solder material.

117. The method of any one of claims 114 to 116, wherein the third metallic layer includes a copper material or a solder material.

118. The method of any one of claims 109 to 117, wherein the second metallic interconnect includes a solder material.

119. The method of any one of claims 109 to 117, wherein the second metallic interconnect includes fourth metallic layer and a fifth metallic layer.

120. The method of claim 119, wherein the fourth metallic layer includes a tin material or a solder material.

121. The method of claim 119 or 120, wherein the fifth metallic layer includes a copper material.
Figure 3

Silicon Carrier or BT Substrate
Chip with double side bump
Chip with Bump and Copper pillar on the active side
Chip with Copper pillar on the active side and Bump on the passive side
Figure 10A

Starting substrate

1002

Figure 10B

Forming Circuits on Top side of wafer

1004

Figure 10C

Laminated and Patterned Photosensitive layer

1006

Figure 10D

Cu Column plating

1008

Figure 10E

Solder plating or screen printing

1010

Figure 10F

Background wafer

1012

Figure 10G

Metallization and passivation (parylene/paralene) process

1014

Figure 10H

Deposit and Pattern Photoresist

1016
Figure 11

Via with air gap. Cu column are then inserted into these through vias which do not touch the sides of the vias.
Figure 12
A. **CLASSIFICATION OF SUBJECT MATTER**

Int. Cl.

H01L 21/768 (2006.01)  **H01L 23/522 (2006.01)**

According to International Patent Classification (IPC) or to both national classification and IPC

B. **FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPDOC, DWPI & INSPEC and keywords: semiconductor, substrate, wafer; pillar, post, column; via, through hole; stack, multilayer, multilevel, system in package;

C. **DOCUMENTS CONSIDERED TO BE RELEVANT**

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>US 2006/0138647 A1 (CRISP ET AL.) 29 June 2006 See abstract and figures</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>US 2006/0121255 A1 (NAM ET AL.) 8 June 2006 See abstract and figure 11</td>
<td></td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C  See patent family annex

<table>
<thead>
<tr>
<th>*</th>
<th>Special categories of cited documents:</th>
</tr>
</thead>
<tbody>
<tr>
<td>&quot;A&quot;</td>
<td>document defining the general state of the art which is not considered to be of particular relevance</td>
</tr>
<tr>
<td>&quot;E&quot;</td>
<td>earlier application or patent but published on or after the international filing date</td>
</tr>
<tr>
<td>&quot;L&quot;</td>
<td>document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</td>
</tr>
<tr>
<td>&quot;O&quot;</td>
<td>document referring to an oral disclosure, use, exhibition or other means</td>
</tr>
<tr>
<td>&quot;P&quot;</td>
<td>document published prior to the international filing date but later than the priority date claimed</td>
</tr>
</tbody>
</table>

Date of the actual completion of the international search  
01 September 2008

Date of mailing of the international search report  
5 SEP 2008

Name and mailing address of the ISA/AU  
AUSTRALIAN PATENT OFFICE  
PO BOX 200, WODEN ACT 2606, AUSTRALIA  
E-mail address: pet@ipaustralia.gov.au  
Facsimile No. +61 2 6283 7999

Authorized officer  
Lynn Bloomfield  
AUSTRALIAN PATENT OFFICE  
(ISO 9001 Quality Certified Service)  
Telephone No: +61 2 6283 2464

Form PCT/ISA/210 (second sheet) (July 2008)
INTERNATIONAL SEARCH REPORT

Box No. II  Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
   because they relate to subject matter not required to be searched by this Authority, namely:

2. ☐ Claims Nos.:
   because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:

3. ☐ Claims Nos.:
   because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a)

Box No. III  Observations where unity of invention is lacking (Continuation of item 3 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

This office has found multiple inventions as reasoned in the supplemental box.

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.

2. ☒ As all searchable claims could be searched without effort justifying additional fees, this Authority did not invite payment of additional fees.

3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:

4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

☐ The additional search fees were accompanied by the applicant’s protest and, where applicable, the payment of a protest fee.

☐ The additional search fees were accompanied by the applicant’s protest but the applicable protest fee was not paid within the time limit specified in the invitation.

☐ No protest accompanied the payment of additional search fees.

Form PCT/ISA/210 (continuation of first sheet (2)) (July 2008)
This International Application does not comply with the requirements of unity of invention because it does not relate to one invention or to a group of inventions so linked as to form a single general inventive concept.

In assessing whether there is more than one invention claimed, I have given consideration to those features which can be considered to potentially distinguish the claimed combination of features from the prior art. Where different claims have different distinguishing features they define different inventions.

This International Searching Authority has found that there are different inventions as follows:

- Claims 1 – 83 are directed towards a substrate arrangement comprising a stacked layer of three substrates. It is considered that a pillar formed on a first substrate that passes through a through hole in the second substrate to contact the third substrate comprises a first distinguishing feature.

- Claims 84 – 121 are directed towards a chip comprising a substrate with a pillar and a through hole. It is considered that forming both a pillar and a through hole on a substrate such that the through hole could accommodate a similar sized pillar comprises a second distinguishing feature.

PCT Rule 13.2, first sentence, states that unity of invention is only fulfilled when there is a technical relationship among the claimed inventions involving one or more of the same or corresponding special technical features. PCT Rule 13.2, second sentence, defines a special technical feature as a feature which makes a contribution over the prior art.

The only feature common to all of the claims is a substrate with a pillar that is designed to extend through a similarly dimensioned through hole. However this concept is not novel in the light of:

US 7 262 082 B1 (LIN ET AL.) 28 August 2007

This means that the common feature can not constitute a special technical feature within the meaning of PCT Rule 13.2, second sentence, since it makes no contribution over the prior art.

Because the common feature does not satisfy the requirement for being a special technical feature it follows that it cannot provide the necessary technical relationship between the identified inventions. Therefore the claims do not satisfy the requirement of unity of invention *a posteriori*. 
INTERNATIONAL SEARCH REPORT

Information on patent family members

This Annex lists the known "A" publication level patent family members relating to the patent documents cited in the above-mentioned international search report. The Australian Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>US 7262082</td>
<td>CN 1921096 CN 1925123 US 6440835</td>
</tr>
<tr>
<td>US 6492252</td>
<td>US 6537851 US 6548393</td>
</tr>
<tr>
<td>US 6576493</td>
<td>US 6576539 US 6583040</td>
</tr>
<tr>
<td>US 6608374</td>
<td>US 6653217 US 6653742</td>
</tr>
<tr>
<td>US 6667229</td>
<td>US 6673710 US 6699780</td>
</tr>
<tr>
<td>US 6740576</td>
<td>US 6800506 US 6809414</td>
</tr>
<tr>
<td>US 6872591</td>
<td>US 6876072 US 6908788</td>
</tr>
<tr>
<td>US 6949408</td>
<td>US 6984576 US 7009297</td>
</tr>
<tr>
<td>US 7015128</td>
<td>US 7067911 US 7071089</td>
</tr>
<tr>
<td>US 7071573</td>
<td>US 7075186 US 7094676</td>
</tr>
<tr>
<td>US 7112521</td>
<td>US 7129113 US 7129575</td>
</tr>
<tr>
<td>US 7132741</td>
<td>US 7190080 US 7192803</td>
</tr>
<tr>
<td>US 7232706</td>
<td>US 7232707 US 7264991</td>
</tr>
<tr>
<td>US 7268421</td>
<td>US 7319265 US 7396703</td>
</tr>
<tr>
<td>US 7414319</td>
<td>US 2006012024 US 2006014316</td>
</tr>
</tbody>
</table>

| US 2006138647                           | US 7317249 WO 2006071611 |

| US 2006121255                           | JP 2006165496 KR 2006006289 |

Due to data integration issues this family listing may not include 10 digit Australian applications filed since May 2001.

END OF ANNEX