



- (51) International Patent Classification:
H01L 29/73 (2006.01)
- (21) International Application Number:
PCT/US2015/055388
- (22) International Filing Date:
13 October 2015 (13.10.2015)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
62/063,090 13 October 2014 (13.10.2014) US
- (71) Applicant: IDEAL POWER INC. [US/US]; Suite 100,
4120 Friedrich Lane, Austin, Texas 78744 (US).
- (72) Inventors: ALEXANDER, William C.; 1225 Overlook
Circle, Spicewood, Texas 78669 (US). BLANCHARD,
Richard A.; 10724 Mora Drive, Los Altos, California
94024 (US).

(74) Agents: GROOVER III, Robert O. et al.; P.O. Box 520,
Wills Point, Texas 75169 (US).

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY,
BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM,
DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,
HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR,
KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG,
MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM,
PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC,
SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ,
TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU,
TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE,
DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU,
LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK,

[Continued on next page]

(54) Title: FIELD PLATES ON TWO OPPOSED SURFACES OF DOUBLE-BASE BIDIRECTIONAL BIPOLAR TRANSISTOR: DEVICES, METHODS, AND SYSTEMS




FIG. 1

(57) Abstract: Dual-base two-sided bipolar power transistors which use an insulated field plate to separate the emitter/collector diffusions from the nearest base contact diffusion. This provides a surprising improvement in turn-off performance, and in breakdown voltage.

WO 2016/061140 A1



SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

Published:

— with international search report (Art. 21(3))

**Field Plates on Two Opposed Surfaces of
Double-Base Bidirectional Bipolar Transistor:
Devices, Methods, and Systems**

Patent Application of:

William C. Alexander,
Richard A. Blanchard,

Inventors

Ideal Power Inc.,

Assignee

Attorney Docket IPC-221
Robert O. Groover III, Reg. Pat. Atty.
Gwendolyn S.S. Groover, Reg. Pat. Agt.
Groover & Associates PLLC

Field Plates on Two Opposed Surfaces of
Double-Base Bidirectional Bipolar Transistor:
Devices, Methods, and Systems

CROSS-REFERENCE

- [0001] Priority is claimed from U.S. application 62/063,090, filed 13 October 2014, which is hereby incorporated by reference.
- [0002] In the United States, continuation-in-part priority is also claimed from copending PCT application WO2014/210072 (which designates the US), and therethrough to provisional US application 61/838,578 filed 24 June 2013, which is hereby incorporated by reference.

BACKGROUND

- [0003] The present application relates to Double-Base Bidirectional Bipolar transistors, and more particularly to power transistors of the general type known as “B-TRANS.”
- [0004] Note that the points discussed below may reflect the hindsight gained from the disclosed inventions, and are not necessarily admitted to be prior art.
- [0005] Published U.S. application US 2014-0375287 disclosed a fully bidirectional bipolar transistor, having emitter/collector regions on both faces of a semiconductor die, and also having base contact regions on both faces. In one group of embodiments (shown e.g. in Figure 13A of

that application, and described in paragraph [0083]), the emitter/collector regions are laterally separated from the base contact regions by a dielectric-filled trench. This reduces same-side carrier recombination in the ON state.

[0006] Application US 2014-0375287 also describes some surprising aspects of operation of the device. Notably: 1) when the device is turned on, it is preferably first operated merely as a diode, and base drive is then applied to reduce the on-state voltage drop. 2) Base drive is preferably applied to the base nearest whichever emitter/collector region will be acting as the collector (as determined by the external voltage seen at the device terminals). 3) A two-stage turnoff sequence is preferably used. 4) In the off state, base-emitter voltage (on each side) is limited by a low-voltage diode which parallels that base-emitter junction.

[0007] A somewhat similar structure was shown and described in application WO2014/122472 of Wood. However, that application is primarily directed to different structures. The Wood application also does not describe the methods of operation described in the US 2014-0375287 application. The Wood application also does not appear to describe lateral trench isolation between emitter/collector regions and base contact regions.

[0008] The present application provides improvements in structures of this type, in methods of operating such structures, and in systems which incorporate such structures.

Field Plates on Two Opposed Surfaces of
Double-Base Bidirectional Bipolar Transistor:
Devices, Methods, and Systems

[0009] The present application teaches, among other innovations, a symmetrically bidirectional dual-contact base bipolar junction transistor, in which both of the emitter/collector regions, which are present on both (opposed) surfaces of a semiconductor die, are surrounded by a field plate in a trench. This field plate separates the emitter/collector regions from adjacent base contact regions. Since base contact regions are present on both surfaces of the device, this structure improves the breakdown voltage of whichever base contact region is on the collector side, without degrading the characteristics of the base contact region on the other side. This provides surprising improvement in the breakdown voltage of a device like that of US 2014-0375287.

[0010] The present application also teaches, among other innovations, methods of operating structures of this type, and systems which incorporate structures of this type.

BRIEF DESCRIPTION OF THE DRAWINGS

- [0011] The disclosed inventions will be described with reference to the accompanying drawings, which show important sample embodiments and which are incorporated in the specification hereof by reference, wherein:
- [0012] **Figure 1** schematically shows an exemplary B-TRAN having trenched field plates.
- [0013] **Figure 2** shows the preferred circuit symbol for a B-TRAN-type device.
- [0014] **Figure 3** schematically shows one sample embodiment of a B-TRAN having dielectric-filled trenches, as described in published application US 2014-0375287, which is hereby incorporated by reference.
- [0015] **Figure 4A** shows an exemplary doping profile in a device like that of Figure 1. **Figure 4B** shows the distribution of potential, in a device like that of Figure 1, at breakdown.
- [0016] **Figure 5A** shows the electric field, in a device like that of Figure 1, at breakdown. **Figure 5B** shows impact ionization, in a device like that of Figure 1, at breakdown.
- [0017] **Figure 6** shows the distribution of current density magnitude, in a device like that of Figure 1, at breakdown.
- [0018] **Figure 7** shows a current density distribution plot, with current vectors indicated, for the upper side of a device like that of Figure 1, at breakdown.

[0019] **Figure 8** shows a current density distribution plot, with current vectors indicated, like that of Figure 6, at breakdown, for the lower side of a device like that of Figure 1.

[0020] **Figure 9** shows a plan view of one surface of a device like that of Figure 1, showing how the emitter/collector areas are laterally surrounded by vertical field plates.

[0021] **Figure 10** is a partial cross-section of the periphery of a device like that of Figure 1, showing doping profiles generally.

DETAILED DESCRIPTION OF SAMPLE EMBODIMENTS

[0022] The numerous innovative teachings of the present application will be described with particular reference to presently preferred embodiments (by way of example, and not of limitation). The present application describes several inventions, and none of the statements below should be taken as limiting the claims generally.

[0023] The class of fully bidirectional bipolar double-base transistors described in Published U.S. application US 2014-0375287 is now commonly referred to as a “B-TRAN.” In some embodiments of that application, the emitter/collector regions are laterally separated from the base contact regions by a dielectric-filled trench. A B-TRAN is a three-layer four-terminal bidirectional bipolar transistor, as shown in the sample embodiment of **Figure 1**. It is a symmetrical device, meaning that the polarity of the voltage on the two “end” terminals **102** and **104** determines which of these two terminals functions as the emitter (i.e., has a forward biased junction), and which of these terminals functions as the collector (i.e., has a reverse biased junction). It typically has a gain in the range of 5-20, and when biased “off,” is capable of withstanding a high voltage in either direction. In addition, as a bipolar transistor, it has a minimum on-voltage (V_{CE-SAT}) that can be as low as 0.2 volts, which is well below the voltage drop of a junction diode (0.6 volts in silicon). Since the B-TRAN is symmetrical, it can be used in any circuit requiring a bi-directional switch. A device symbol that shows the symmetry of a B-TRAN is shown in **Figure 2**.

[0024] A B-TRAN is in the “active off-state” when the e-base (base on emitter side) is shorted to the emitter, and the c-base (base on the

collector side) is open. In this state with an NPN B-TRAN, the collector is the anode (high voltage side), and the emitter is the cathode (low voltage side).

[0025] The B-TRAN is also off when both bases are open, but due to the relatively high gain of the B-TRAN in this state, the breakdown voltage is low. The series combination of a normally-ON switch and a diode attached between each base and its respective emitter/collector, as disclosed elsewhere, will significantly increase the blocking voltage in this “passive off-state”. The switches are turned off during normal operation.

[0026] **Figure 3** shows a fully symmetric bidirectional bipolar transistor, in which emitter/collector and base contact regions are separated by dielectric-filled trenches. This structure is described in published application US 2014-0375287. The example shown is an npn device, in which n-type emitter/collector regions are present on both front and back faces of a p-type semiconductor die. In addition, separate p-type base contact regions are provided on both front and back surfaces, to provide connection to the bulk of the p-type semiconductor material. In this structure the whole thickness of the semiconductor die can be regarded as the base, but the two base contact regions are electrically distinct, and are operated separately.

[0027] As the B-TRAN devices are refined and improved, the present inventors have realized that a double-base bidirectional bipolar transistor presents several unique challenges. One of these is collector-base isolation. In normal bipolar junction transistors, the voltage difference between emitter and base is never very large; however, in a fully bidirectional bipolar transistor there are two emitter/collector terminals

rather than a distinct emitter and collector. Whichever side is acting as the collector (due to the polarity of the externally applied voltage) will see a high electric field near the bottom of the emitter/collector diffusion on that side.

[0028] The requirement that the same physical structure be capable of functioning as either an emitter or a collector places significantly different requirements on the same junction at different times. For instance, when collector/emitter terminal 102 in **Figure 3** is acting as the collector, the reverse biased P-N junction at the top of the device must withstand the full voltage that is across the device. Simulations have shown, surprisingly, that the structure of Figure 3, which uses insulator-filled trenches **106** to separate the n-type regions from the p-type regions, results in increased field intensity below the bottom of the insulation-filled trench, which decreases the withstand or breakdown voltage of the device.

[0029] This reduction in device performance may be reduced or eliminated by the combination of dielectric layer **108** adjacent to the sidewall and bottom of trench 106, and field plate **110** in the center of the trench connected to the n-type junction, as shown in Figure 1.

[0030] The thickness of dielectric 108 must be chosen so the intensity of the electric field below the bottom of trench 106 is reduced to an acceptable level for the device being manufactured. However, simulations have shown that for a layer of silicon dioxide, a thickness in the range of 0.2 μm is sufficient for a device having a 1200 Volt breakdown.

[0031] The sample embodiment of **Figure 4A** shows a doping profile for a device like that of Figure 1 with 5- μm -deep trenches. This sample

embodiment has a breakdown voltage of 1223 V, and an open c-base voltage of 1195.23 V. **Figure 4B** shows an exemplary plot of potential at breakdown for a device like that simulated in Figure 4A.

[0032] In the sample embodiment of **Figure 5A**, electric field at breakdown is simulated for a device like that of Figure 1. Similarly, **Figure 5B** simulates impact ionization at breakdown for an exemplary device like that simulated in Figure 4A.

[0033] The sample embodiment of **Figure 6** plots the distribution of current density, near the emitter/collector region acting as a collector, at breakdown for a device like that of Figure 1. The current density near the emitter is on the order of $I_E=100$ A/cm². The base-collector voltage is $V_{BC}=0.7$ V, and the collector-emitter voltage is $V_{CE}=0.184$ V. In the sample embodiment of **Figure 7**, this current density distribution is supplemented by vectors showing the direction of current near the collector of a device like that of Figure 1. Similarly, the sample embodiment of **Figure 8** shows current density distribution and current direction near the emitter of a device like that of Figure 1.

[0034] **Figure 9** shows a plan view of one surface of a device like that of Figure 1, showing how the emitter/collector areas are laterally surrounded by vertical field plates.

[0035] **Figure 10** is a partial cross-section of the periphery of a device like that of Figure 1, showing doping profiles generally. Note that only two field-limiting rings are shown in this example, but in practice the number of field-limiting rings can be much larger, e.g. ten.

[0036] The active region contains the emitter regions, each of which is surrounded by a vertical field plate. There are base contact regions adjacent to the long edge of each emitter region.

- [0037] From the edge of the active region to the edge of the die, the regions that are present are:
- [0038] - A field plate that surrounds the entire active region. It extends outward over the P- region at the edge of the active region, and into the region that has a thick field oxide region.
- [0039] - A series of about 10 field limiting rings (FLRs) consisting of a lightly doped n-type region diffused into the lightly doped p-type substrate. The FLRs have field plates to spread the depletion region.
- [0040] - An equipotential ring at the outer perimeter of the termination consisting of an aluminum ring that contacts a P+ region formed at the die edge.
- [0041] In this example the dopings shown as n- (in the periphery) are preferably the same Phosphorus dopings as those used in the emitter/collector regions. The emitter/collector regions themselves also have a shallower n+ contact doping, which is not present in the n- periphery regions. This is preferably As (arsenic).
- [0042] Similarly, in this example the dopings shown as p- (in the periphery) are preferably the same boron dopings as those used in the emitter/collector regions. The regions themselves also have a shallower p+ contact doping, which is not present in the n- periphery regions.
- [0043] The p-- doping is the bulk doping of the semiconductor die. This can be, for example, 180-250 ohm-cm for a 1200V part, 80-120 ohm-cm for a 600V part, and higher for higher rated voltages.

Advantages

[0044] The disclosed innovations, in various embodiments, provide one or more of at least the following advantages. However, not all of these advantages result from every one of the innovations disclosed, and this list of advantages does not limit the various claimed inventions.

- Increased breakdown voltage;
- Increased ruggedness;
- Better performance during turn-off; and
- Improved device performance.

[0045] According to some but not necessarily all embodiments, there is provided: Dual-base two-sided bipolar power transistors which use an insulated field plate to separate the emitter/collector diffusions from the nearest base contact diffusion. This provides a surprising improvement in turn-off performance, and in breakdown voltage.

[0046] According to some but not necessarily all embodiments, there is provided: A power semiconductor device, comprising: first and second first-conductivity-type emitter/collector regions, located respectively on first and second surfaces of a second-conductivity-type semiconductor die having first and second surfaces; first and second second-conductivity-type base contact regions, located respectively on the first and second surface of the semiconductor die; first and second insulated field plate structures, located respectively on the first and second surface of the semiconductor die; wherein the field plate structures are conductive, and are vertically extended, and laterally adjoin the emitter/collector regions; wherein the first emitter/collector region is generally shaped like a stripe with sides and ends, and is laterally surrounded by the first insulated field plate structure at both sides and both ends, and is electrically connected to the first insulated field plate

structure; and wherein the second emitter/collector region is generally shaped like a stripe with sides and ends, and is laterally surrounded by the second insulated field plate structure at both sides and both ends, and is electrically connected to the second insulated field plate structure; whereby the breakdown voltage is improved under either polarity of applied voltage.

[0047] According to some but not necessarily all embodiments, there is provided: A power semiconductor device, comprising: a p-type semiconductor die having first and second surfaces; first and second n-type emitter/collector regions, located respectively on the first and second surface of the semiconductor die; first and second p-type base contact regions, located respectively on the first and second surface of the semiconductor die; first and second trenched field plate structures, located respectively on the first and second surface of the semiconductor die; wherein the first emitter/collector region is electrically connected to, and is entirely surrounded by, the first trenched field plate structure; and wherein the second emitter/collector region is electrically connected to, and is entirely surrounded by, the second trenched field plate structure; whereby the breakdown voltage is improved under either polarity of applied voltage.

[0048] According to some but not necessarily all embodiments, there is provided: A power semiconductor device, comprising: an n-type semiconductor die having first and second surfaces; first and second p-type emitter/collector regions, located respectively on the first and second surface of the semiconductor die; first and second n-type base contact regions, located respectively on the first and second surface of the semiconductor die; first and second trenched field plate structures,

located respectively on the first and second surface of the semiconductor die; wherein the first emitter/collector region is electrically connected to, and is entirely surrounded by, the first trenched field plate structure; and wherein the second emitter/collector region is electrically connected to, and is entirely surrounded by, the second trenched field plate structure; whereby the breakdown voltage is improved under either polarity of applied voltage.

[0049] According to some but not necessarily all embodiments, there is provided: A method for switching, comprising: in the ON state, driving base current through one, but not both, of first and second p-type base contact regions which are located on opposite faces of a p-type substrate, to thereby allow passage of current between first and second n-type emitter/collector regions which are also located on opposite faces of the p-type substrate; wherein the base contact regions and the emitter/collector regions are laterally separated, on both faces of the substrate, by a vertically extended conductive field plate which is laterally surrounded by dielectric material; and in the OFF state, reducing peak electric field near the emitter-base junctions by capacitive coupling to the insulated field plate.

[0050] According to some but not necessarily all embodiments, there is provided: A method for switching, comprising: in the ON state, driving base current through one, but not both, of first and second n-type base contact regions which are located on opposite faces of a n-type substrate, to thereby allow passage of current between first and second p-type emitter/collector regions which are also located on opposite faces of the n-type substrate; wherein the base contact regions and the emitter/collector regions are laterally separated, on both faces of the

substrate, by a vertically extended conductive field plate which is laterally surrounded by dielectric material; and in the OFF state, reducing peak electric field near the emitter-base junctions by capacitive coupling to the insulated field plate.

[0051] According to some but not necessarily all embodiments, there is provided: A method for switching a power bipolar semiconductor device which includes both an n-type emitter/collector region, and also a p-type base contact region, on both first and second surfaces of a p-type semiconductor die, comprising: during the ON state, driving base current into one of the base contact regions; and during transition to the OFF state, temporarily shorting the base contact region on the first surface to the emitter/collector region on the first surface, while also shorting the base contact region on the second surface to the emitter/collector region on the second surface, and thereafter floating at least the base contact region on the first surface; wherein the base contact region on the first surface is not connected to the base contact region on the second surface; wherein a trenched field plate separates each emitter/collector region from the respective base contact region; whereby currents of both polarities are controllably switched between the emitter/collector regions on opposite surfaces.

[0052] According to some but not necessarily all embodiments, there is provided: A switching circuit comprising: a two-base bidirectional npn semiconductor device which includes both n-type emitter/collector regions, and also p-type base contact regions, on both opposed surfaces of a p-type monolithic semiconductor die; control circuitry which is connected separately to the first and second base contact regions on the opposed surfaces; first and second distinct clamp circuits, each

comprising a series combination of a low-voltage diode and a normally-on switch, connected so that, when the normally-on switch is on, the anode of the low-voltage diode is connected to the p-type base contact region, and the cathode of the low-voltage diode is connected to the n-type emitter/collector region; and insulated field plate structures in trenches separating each emitter/collector region from adjacent base contact regions; wherein the low-voltage diode turns on at a forward voltage which is less than the diode drop of the p-n junction between an emitter/collector region and the semiconductor die; whereby, when the normally-on switch is ON, the p-n junction between an emitter/collector region and the semiconductor die cannot ever be forward biased.

[0053] According to some but not necessarily all embodiments, there is provided: A method for switching a power semiconductor device which includes both an n-type emitter/collector region, and also a p-type base contact region, on both first and second surfaces of a p-type semiconductor die, comprising: in the ON state, flowing base current through the base contact region which is nearer the more positive one of the emitter/collector regions, without flowing base current through the other of the base contact regions; wherein the base contact region on the first surface is not electrically connected to the base contact region on the second surface, except through the semiconductor die itself; wherein the emitter/collector region on the first surface is not electrically connected to the emitter/collector region on the second surface; and wherein a trenched field plate separates each emitter/collector region from the respective base contact region; whereby bidirectional switching is achieved with low on-state voltage drop and reliable turn-off.

[0054] According to some but not necessarily all embodiments, there is provided: A method for switching a power semiconductor device which includes both an n-type emitter/collector region, and also a p-type base contact region, on both first and second surfaces of a p-type semiconductor die, comprising: at turn-on, shorting the more positive one of the emitter/collector regions together with the base contact region on the same one of the surfaces, to thereby conduct current with a diode voltage drop; and thereafter flowing base current through at least one of the base contact regions, to initiate conduction as a bipolar transistor with less than a diode voltage drop; wherein the base contact region on the first surface is not electrically connected to the base contact region on the second surface, except through the semiconductor die itself; wherein a trenched field plate separates each emitter/collector region from the corresponding base contact region; whereby bidirectional switching is achieved with low on-state voltage drop and reliable turn-off.

Modifications and Variations

[0055] As will be recognized by those skilled in the art, the innovative concepts described in the present application can be modified and varied over a tremendous range of applications, and accordingly the scope of patented subject matter is not limited by any of the specific exemplary teachings given. It is intended to embrace all such alternatives, modifications and variations that fall within the spirit and broad scope of the appended claims.

[0056] In the above example the semiconductor die is silicon, but other semiconductor materials can be used instead.

[0057] The field plate is preferably made of doped polysilicon, but other conductive materials, such as aluminum or tungsten, can also be used.

[0058] The insulation around the field plate is preferably thick enough to withstand the large voltage drop seen at the collector side in the off state. Moreover, the insulation around the field plate can be more robust, if desired.

[0059] Preferably the insulation around the field plate is provided by a thin layer of silicon dioxide which is grown on the sidewalls of a trench etched into the (silicon) die. However, this layer of insulation can alternatively include multiple different materials.

[0060] Additional general background, which helps to show variations and implementations, can be found in the following publications, all of which are hereby incorporated by reference: US 9,029,909, US 9,035,350, US 9,054,706, US 9,054,707, US 9,059,710.

[0061] Additional general background, which helps to show variations and implementations, as well as some features which can be implemented synergistically with the inventions claimed below, may be found in the following US patent applications. All of these applications have at least some common ownership, copendency, and inventorship with the present application, and all of them, as well as any material directly or indirectly incorporated within them, are hereby incorporated by reference: US 2015-0214055 A1, US 2015-0214299 A1, US 2015-0270771 A1, US 2015-0270837 A1, US 2015-0280613 A1; PCT/US14/43962, PCT/US14/69611, PCT/US15/11827; 14/755,065, 14/791,977, 14/792,262; and all priority applications of any of the above thereof, each and every one of which is hereby incorporated by reference.

[0062] None of the description in the present application should be read as implying that any particular element, step, or function is an essential element which must be included in the claim scope: THE SCOPE OF PATENTED SUBJECT MATTER IS DEFINED ONLY BY THE ALLOWED CLAIMS. Moreover, none of these claims are intended to invoke paragraph six of 35 USC section 112 unless the exact words “means for” are followed by a participle.

[0063] The claims as filed are intended to be as comprehensive as possible, and NO subject matter is intentionally relinquished, dedicated, or abandoned.

CLAIMS

What is claimed is:

1. A power semiconductor device, comprising:

first and second first-conductivity-type emitter/collector regions, located respectively on first and second surfaces of a second-conductivity-type semiconductor die having first and second surfaces;

first and second second-conductivity-type base contact regions, located respectively on the first and second surface of the semiconductor die;

first and second insulated field plate structures, located respectively on the first and second surface of the semiconductor die; wherein the field plate structures are conductive, and are vertically extended, and laterally adjoin the emitter/collector regions;

wherein the first emitter/collector region is generally shaped like a stripe with sides and ends, and is laterally surrounded by the first insulated field plate structure at both sides and both ends, and is electrically connected to the first insulated field plate structure; and wherein the second emitter/collector region is generally shaped like a stripe with sides and ends, and is laterally surrounded by the second insulated field plate structure at both sides and both ends, and is electrically connected to the second insulated field plate structure;

whereby the breakdown voltage is improved under either polarity of applied voltage.

2. The device of Claim 1, wherein the first conductivity type is n-type.

3. The device of Claim 1, wherein the semiconductor die is silicon.
4. The device of Claim 1, wherein the insulated field plate structures are
trenched field plates.
5. The device of Claim 1, wherein the insulated field plate structures
comprise doped poly field plates in oxide-lined trenches.
6. The device of Claim 1, wherein the first conductivity type is p-type.

7. A power semiconductor device, comprising:
a p-type semiconductor die having first and second surfaces;
first and second n-type emitter/collector regions, located respectively on the first and second surface of the semiconductor die;
first and second p-type base contact regions, located respectively on the first and second surface of the semiconductor die;
first and second trenched field plate structures, located respectively on the first and second surface of the semiconductor die;
wherein the first emitter/collector region is electrically connected to, and is entirely surrounded by, the first trenched field plate structure;
and wherein the second emitter/collector region is electrically connected to, and is entirely surrounded by, the second trenched field plate structure;
whereby the breakdown voltage is improved under either polarity of applied voltage.
8. The device of Claim 7, further comprising:
first and second field-limiting ring structures, located respectively on the first and second surfaces of the die;
wherein the first field-limiting ring structure surrounds the first emitter/collector region, the first trenched field plate structure, and the first base contact region; and
wherein the second field-limiting ring structure surrounds the second emitter/collector region, the second trenched field plate structure, and the second base contact region.
9. The device of Claim 7, wherein the semiconductor die is made of silicon.

10. The device of Claim 7, wherein the trenched field plate structures comprise doped poly field plates in oxide-lined trenches.

11. A power semiconductor device, comprising:
- an n-type semiconductor die having first and second surfaces;
 - first and second p-type emitter/collector regions, located respectively on the first and second surface of the semiconductor die;
 - first and second n-type base contact regions, located respectively on the first and second surface of the semiconductor die;
 - first and second trenched field plate structures, located respectively on the first and second surface of the semiconductor die;
 - wherein the first emitter/collector region is electrically connected to, and is entirely surrounded by, the first trenched field plate structure;
 - and wherein the second emitter/collector region is electrically connected to, and is entirely surrounded by, the second trenched field plate structure;
 - whereby the breakdown voltage is improved under either polarity of applied voltage.
12. The device of Claim 11, further comprising:
- first and second field-limiting ring structures, located respectively on the first and second surfaces of the die;
 - wherein the first field-limiting ring structure surrounds the first emitter/collector region, the first trenched field plate structure, and the first base contact region; and
 - wherein the second field-limiting ring structure surrounds the second emitter/collector region, the second trenched field plate structure, and the second base contact region.

13. The device of Claim 11, wherein the semiconductor die is made of silicon.
14. The device of Claim 11, wherein the trenched field plate structures comprise doped poly field plates in oxide-lined trenches.

15. A method for switching, comprising:
- in the ON state, driving base current through one, but not both, of first and second p-type base contact regions which are located on opposite faces of a p-type substrate, to thereby allow passage of current between first and second n-type emitter/collector regions which are also located on opposite faces of the p-type substrate;
 - wherein the base contact regions and the emitter/collector regions are laterally separated, on both faces of the substrate, by a vertically extended conductive field plate which is laterally surrounded by dielectric material; and
 - in the OFF state, reducing peak electric field near the emitter-base junctions by capacitive coupling to the insulated field plate.
16. The method of Claim 15, further comprising, at turn-on, shorting the more positive one of the emitter/collector regions together with the base contact region on the same one of the surfaces, to thereby conduct current with a diode voltage drop.
17. The method of Claim 15, wherein said step of driving base current drives base current through the base contact region which is nearer the more positive one of the emitter/collector regions, without flowing base current through the other of the base contact regions.

18. The method of Claim 15, further comprising, during transition to the OFF state, temporarily shorting the base contact region on one said surface to the emitter/collector region on the same surface, while also shorting the base contact region on the other said surface to the emitter/collector region on the same surface, and thereafter floating at least the base contact region on one of said surfaces.

19. A method for switching, comprising:
- in the ON state, driving base current through one, but not both, of first and second n-type base contact regions which are located on opposite faces of a n-type substrate, to thereby allow passage of current between first and second p-type emitter/collector regions which are also located on opposite faces of the n-type substrate;
 - wherein the base contact regions and the emitter/collector regions are laterally separated, on both faces of the substrate, by a vertically extended conductive field plate which is laterally surrounded by dielectric material; and
 - in the OFF state, reducing peak electric field near the emitter-base junctions by capacitive coupling to the insulated field plate.
20. The method of Claim 19, further comprising, at turn-on, shorting the more negative one of the emitter/collector regions together with the base contact region on the same one of the surfaces, to thereby conduct current with a diode voltage drop.
21. The method of Claim 19, wherein said step of driving base current drives base current through the base contact region which is nearer the more negative one of the emitter/collector regions, without flowing base current through the other of the base contact regions.

22. The method of Claim 19, further comprising, during transition to the OFF state, temporarily shorting the base contact region on one said surface to the emitter/collector region on the same surface, while also shorting the base contact region on the other said surface to the emitter/collector region on the same surface, and thereafter floating at least the base contact region on one of said surfaces.




FIG. 1




FIG. 2





FIG. 3


5um Trench

BV=1223V open c-base voltage =1195.23V



Doping Profile

FIG. 4A




Potential

FIG. 4B


5um Trench

BV=1223V open c-base voltage =1195.23V



Electric Field

FIG. 5A



Impact Ionization

FIG. 5B




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10

A. CLASSIFICATION OF SUBJECT MATTER**H01L 29/73(2006.01)**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHEDMinimum documentation searched (classification system followed by classification symbols)
H01L 29/73; H01L 21/331; H01L 29/739; H01L 29/74; H01L 45/00; H01L 23/58; G11C 13/00Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
Korean utility models and applications for utility models
Japanese utility models and applications for utility modelsElectronic data base consulted during the international search (name of data base and, where practicable, search terms used)
eKOMPASS(KIPO internal) & keywords: bidirectional, bipolar transistor, insulated field plate structure, breakdown voltage**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5608237 A (YOSHIKI AIZAWA et al.) 04 March 1997 See abstract, column 12, line 39 - column 13, line 5 and figure 21.	1-22
A	US 2010-0022056 A1 (JOHANNES J. T. M. DONKERS et al.) 28 January 2010 See abstract, paragraphs [0030]-[0032] and figures 8-11.	1-22
A	US 2013-0099351 A1 (SHANGHAI HUA HONG NEC ELECTRONICS CO., LTD.) 25 April 2013 See abstract, paragraphs [0005]-[0027] and figures 4-6.	1-22
A	US 2013-0128654 A1 (SHINICHI YONEDA et al.) 23 May 2013 See abstract, paragraphs [0013]-[0015] and claim 1.	1-22
A	US 2012-0061720 A1 (VIJAY PARTHASARATHY et al.) 15 March 2012 See abstract, claim 1 and figure 1.	1-22

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

19 February 2016 (19.02.2016)

Date of mailing of the international search report

19 February 2016 (19.02.2016)

Name and mailing address of the ISA/KR

International Application Division
Korean Intellectual Property Office
189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

CHOI, Sang Won

Telephone No. +82-42-481-8291



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2015/055388

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5608237 A	04/03/1997	JP 07-307469 A	21/11/1995
		JP 3352840 B2	03/12/2002
		KR 10-0203528 B1	01/07/1999
US 2010-0022056 A1	28/01/2010	AT 532211 T	15/11/2011
		CN 101529568 A	09/09/2009
		CN 101529568 B	22/06/2011
		EP 2062291 A1	27/05/2009
		EP 2062291 B1	02/11/2011
		US 8026146 B2	27/09/2011
		WO 2008-026175 A1	06/03/2008
US 2013-0099351 A1	25/04/2013	CN 103066116 A	24/04/2013
US 2013-0128654 A1	23/05/2013	JP 2012-169198 A1	23/02/2015
		JP 5270809 B2	21/08/2013
		WO 2012-169198 A1	13/12/2012
US 2012-0061720 A1	15/03/2012	CN 101840919 A	22/09/2010
		CN 101840919 B	07/08/2013
		EP 2202800 A1	30/06/2010
		EP 2482322 A2	01/08/2012
		EP 2482322 A3	02/01/2013
		EP 2482323 A2	01/08/2012
		EP 2482323 A3	12/12/2012
		JP 2010-153864 A	08/07/2010
		US 2010-0155773 A1	24/06/2010
		US 8093621 B2	10/01/2012
US 8399907 B2	19/03/2013		