



(51) International Patent Classification:

H01L 29/10 (2006.01) H01L 29/16 (2006.01)
H01L 29/423 (2006.01) G01N 33/487 (2006.01)
H01L 29/93 (2006.01) H01L 27/146 (2006.01)

(21) International Application Number:

PCT/US2012/033577

(22) International Filing Date:

13 April 2012 (13.04.2012)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

61/475,539 14 April 2011 (14.04.2011) US

(71) Applicant (for all designated States except US):

REGENTS OF THE UNIVERSITY OF MINNESOTA [US/US]; 1000 Westgate Drive, Suite 160, St. Paul, Minnesota 55114-8658 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): KOESTER, Steven [US/US]; 6124 Scotia Drive, Edina, Minnesota 55439 (US).

(74) Agent: SIEFFERT, Kent; Shumaker & Sieffert, P.A.,

1625 Radio Drive, Suite 300, Woodbury, Minnesota 55125 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available):

AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available):

ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: AN ULTRA-COMPACT, PASSIVE, VARACTOR-BASED WIRELESS SENSOR USING QUANTUM CAPACITANCE EFFECT IN GRAPHENE




FIG. 3(a)

(57) Abstract: An electrical device includes at least one graphene quantum capacitance varactor. In some examples, the graphene quantum capacitance varactor includes an insulator layer (14), a graphene layer (16) disposed on the insulator layer, a dielectric layer (18) disposed on the graphene layer, a gate electrode (20) formed on the dielectric layer, and at least one contact electrode (22, 24) disposed on the graphene layer and making electrical contact with the graphene layer. In other examples, the graphene quantum capacitance varactor includes an insulator layer, a gate electrode recessed in the insulator layer, a dielectric layer formed on the gate electrode, a graphene layer formed on the dielectric layer, wherein the graphene layer comprises an exposed surface opposite the dielectric layer, and at least one contact electrode formed on the graphene layer and making electrical contact with the graphene layer. Certain example embodiments comprise a radiation detector and a glucose sensor.



AN ULTRA-COMPACT, PASSIVE, VARACTOR-BASED WIRELESS SENSOR USING QUANTUM CAPACITANCE EFFECT IN GRAPHENE

[0001] This application claims priority to U.S. Provisional Application No. 61/475,539, entitled, "AN ULTRA-COMPACT, PASSIVE, WIRELESS SENSOR CONCEPT BASED UPON THE QUANTUM CAPACITANCE EFFECT IN GRAPHENE," filed on April 14, 2011, the entire content of which is incorporated herein by reference.

TECHNICAL FIELD

[0002] The disclosure relates to electrical devices including sensors.

BACKGROUND

[0003] Graphene is a recently isolated two-dimensional form of carbon that has attracted attention in the scientific community due to its unique physical properties. For instance, two-dimensional graphene has zero band gap and a linear dispersion relation near the Dirac point, where the electrons behave like massless Dirac fermions. Graphene has extraordinary transport properties: the Fermi velocity is about 10^8 centimeters per second (cm/s) and room temperature carrier mobilities over 10,000 centimeters squared per volt-second (cm^2/Vs) at a sheet density of 10^{12} cm^{-2} have been reported. Carrier mobilities over 200,000 cm^2/Vs have also been measured in suspended graphene samples at low temperatures. Graphene also has tremendous mechanical strength and high thermal conductivity. Despite these attractive physical properties, the absence of a band gap has made it difficult to utilize graphene for conventional applications, such as scaled field-effect transistors (FETs) for digital logic. Furthermore, common methods of inducing a band gap in graphene, such as through the formation of nanoribbons or by placing a field across bi-layer graphene, have been shown to degrade the transport properties.

SUMMARY

[0004] This disclosure describes electrical devices that utilize the quantum capacitance effect in graphene as a functional basis of the device. The electrical

devices take advantage of the relative ease with which graphene can operate in a quantum capacitance limit. The quantum (or degeneracy) capacitance, C_Q , is a direct consequence of the Pauli Exclusion Principle, and occurs because Fermions require a Fermi-level shift to increase or decrease their concentration in a material. The quantum capacitance can be expressed as $C_Q = e^2 dn/dE$, where dn/dE is the density of states and e is the electronic charge. Since quantum capacitance is proportional to the density of states, quantum capacitance is lower in materials that have low density of states. Therefore, quantum capacitance effects are most likely to be observable in materials that have low density of states, such as graphene. Evidence of operation in the quantum capacitance regime has been demonstrated in graphene field-effect transistors, and some limited benefits of operation in the quantum capacitance regime have been noted for certain classes of field effect transistors, such as tunneling field-effect transistors (TFETs). However, to date, no compelling device application that utilizes as its principle of operation the quantum capacitance effect in graphene has been proposed.

[0005] The techniques described herein utilize the dependence of the density of states in graphene as a function of Fermi-level position (reaching zero at the Dirac point) and the reasonable conductivity of graphene throughout this regime due to its zero band gap and high carrier mobility. This combination of properties, along with the known surface sensitivity of graphene, allows graphene to be used as a charge-sensitive, high-quality-factor (Q) varactor (variable capacitor), a device that could form the basis of a new class of ultra-compact wireless sensors.

[0006] As one example, a charge sensitive varactor may be constructed utilizing graphene based upon the quantum capacitance effect. One example device is an extremely compact wireless sensor having uses in a wide range of applications in the commercial, security and medical fields.

[0007] In one aspect, the disclosure is directed to an electrical device that includes at least one graphene quantum capacitance varactor.

[0008] In another aspect, the disclosure is directed to a wireless sensing system that includes at least one graphene quantum capacitance varactor electrically connected to a first inductor. In accordance with this aspect of the disclosure, the first inductor and the at least one graphene quantum capacitance varactor form an

LC oscillator circuit having a resonant frequency responsive to a sense charge collected by the at least one graphene quantum capacitance varactor. The wireless sensing system additionally may include a second inductor electromagnetically coupled to first inductor to produce a signal responsive to a change in the resonant frequency of the LC oscillator circuit.

[0009] In a further aspect, the disclosure is directed to a method that includes depositing a graphene layer on an insulator layer, depositing a dielectric layer on the graphene layer, depositing a gate electrode on the dielectric layer, and depositing a contact electrode on the graphene layer.

[0010] In an additional aspect, the disclosure is directed to a method that includes etching an insulator layer to define a depression in the insulator layer, forming a gate electrode in the depression, depositing a dielectric layer on the gate electrode, disposing a graphene layer on the dielectric layer, and forming a contact electrode on the graphene layer.

BRIEF DESCRIPTION OF DRAWINGS

[0011] FIGS. 1 (a) and 1(b) are example line diagrams that illustrate, respectively, theoretical total carrier concentration and net carrier concentration in graphene at 300 Kelvin (K) as a function of Fermi energy.

[0012] FIG. 2 is an example line diagram that illustrates a plot of theoretical quantum capacitance and oxide capacitance for three different values of effective oxide thickness (EOT) versus Fermi energy at 300 K.

[0013] FIGS. 3(a)–3(c) are schematic layouts of example graphene varactor sensor geometries: FIG. 3(a) illustrates an example buried charge-trapping sensor geometry, FIG. 3(b) illustrates an example surface sensor design with buried gate electrode, and FIG. 3(c) illustrates a top-view layout of an example multi-finger varactor geometry.

[0014] FIGS. 4(a)–4(d) are conceptual diagrams that illustrate an example technique for forming a multi-fingered graphene varactor.

[0015] FIG. 5 is an optical micrograph of an example graphene varactor having the geometry shown in FIG. 4(d).

[0016] FIG. 6 is a diagram of example experimental results of capacitance versus gate voltage for the example varactor shown in FIG. 5.

[0017] FIGS. 7(a) and 7(b) are example line diagrams that illustrate, respectively, simulated capacitance and quality factor, Q , plotted versus net graphene charge concentration for the device parameters shown on the right.

[0018] FIGS. 8(a)–8(d) are line diagrams that show variation of the calculated graphene varactor capacitance tuning range (black) and Q (red) at $n_{\text{net}} = 0$ (solid) and $n_{\text{net}} = 10^{13} \text{ cm}^{-2}$ (open) as a function of various device parameters. FIG. 8(a) illustrates the dependencies on gate oxide thickness, FIG. 8(b) illustrates the dependencies on critical dimension, CD (defined as $\text{CD} = L_g = L_{\text{ext}}$), FIG. 8(c) illustrates the dependencies on mobility, and FIG. 8(d) illustrates the dependencies on contact resistance.

[0019] FIG. 9 is a diagram that illustrates capacitance and quality factor as functions of sense charge density for an example multi-finger graphene varactor.

[0020] FIG. 10(a) is a line diagram that shows the calculated maximum oscillation frequency of an example LC resonator plotted versus capacitor layout area.

[0021] FIG. 10(b) is a conceptual diagram that illustrates an example layout of an integrated graphene varactor and spiral inductor resonator circuit.

[0022] FIG. 11(a) is an example diagram that illustrates capacitance versus sense charge for a graphene varactor using different values for random potential fluctuations.

[0023] FIG. 11(b) is an example diagram that illustrates tuning range versus values for random potential fluctuations for an example graphene varactor.

[0024] FIG. 12(a) is an example small-circuit equivalent circuit model for a graphene varactor, which shows series resistance (r_s), oxide capacitance (C_{ox}), quantum capacitance (C_Q), and gate shunt conductance (g_{GL}).

[0025] FIG. 12(b) is a diagram that depicts a gate leakage tunneling mechanism in a graphene varactor.

[0026] FIGS. 13(a)–13(f) are conceptual diagrams that illustrate an example process flow for forming a graphene varactor having a configuration similar to that shown in FIG. 3(a).

[0027] FIG. 14(a) is a contrast-enhanced optical micrograph of an example of a large piece of exfoliated single-layer graphene.

[0028] FIG. 14(b) is an atomic force microscopy (AFM) image of an example single-layer graphene on a silicon oxide (SiO_2) substrate.

[0029] FIG. 14(c) is a plot of Raman spectroscopy results from an example single-layer graphene piece.

[0030] FIG. 14(d) is a plot of an example drain current versus gate voltage (I_d - V_g) characteristic of an example back-gated graphene field-effect transistor.

[0031] FIG. 15 is a conceptual diagram that illustrates an example glucose sensor that utilizes a graphene varactor.

[0032] FIG. 16 is a conceptual diagram that illustrates another example glucose sensor that utilizes a graphene varactor.

[0033] FIG. 17 illustrates an example wireless detection system that includes a graphene varactor.

DETAILED DESCRIPTION

[0034] This disclosure describes electrical devices that utilize the quantum capacitance effect in graphene as a functional basis of the device. In some examples, the electrical device may include wireless sensors, such as a wireless glucose sensor or a wireless radiation sensor.

[0035] The energy-dependent density of states in graphene, $\rho_{gr}(E)$, can be expressed as

$$\rho_{gr}(E) = \frac{g_s g_v}{2\pi(\hbar v_F)^2} |E| \quad (1)$$

where g_s and g_v are the spin and valley degeneracies, respectively, E is the energy relative to the Dirac point, v_F is the Fermi velocity, and \hbar is the reduced Planck's constant. For graphene, $g_s=2$, $g_v=1$ and $v_F=10^8$ cm/sec. The relation in equation (1) indicates that graphene has a density of states that varies linearly in energy and vanishes at the Dirac point. The carrier concentration can be determined from the density of states by multiplying (1) by the occupation probability and integrating over energy. The electron and hole concentrations, n and p , respectively, can be expressed as:

$$n = \frac{2}{\pi} \left(\frac{kT}{\hbar v_F} \right)^2 \mathfrak{J}(+\eta), \quad (2)$$

$$p = \frac{2}{\pi} \left(\frac{kT}{\hbar v_F} \right)^2 \mathfrak{J}(-\eta), \quad (3)$$

where

$$\mathfrak{J}_j(\eta) = \frac{1}{\Gamma(j+1)} \cdot \int_0^\infty \frac{u^j}{1+e^{x-\eta}} \cdot du, \quad (4)$$

k is Boltzmann's constant, T is temperature and η is E_F/kT , where E_F is the Fermi energy. The two main features of the carrier statistics in graphene are shown in FIGS. 1(a) and 1(b). In FIG. 1(a), the total carrier concentration, $n_{\text{tot}} = n + p$ is plotted, while the net carrier concentration, $n_{\text{net}} = n - p$ is shown in FIG. 1(b). FIGS. 1(a) and 1(b) show that even when the net carrier concentration in graphene goes to zero (e.g., at zero Fermi Energy), the total carrier concentration, which determines the conductivity, remains finite.

[0036] From the relations in (2) and (3), the quantum capacitance, C_Q , can be determined as:

$$C_Q = \frac{2e^2 kT}{\pi(\hbar v_F)^2} \cdot \ln \left[2 \left(1 + \cosh \frac{E_F}{kT} \right) \right], \quad (5)$$

where e is the electronic charge. A plot of C_Q vs. E_F is shown in Fig. 2, where the value of C_Q is compared with values of oxide capacitances for various values of the equivalent oxide thickness (EOT). The plot in Fig. 2 shows that C_Q in graphene can be on the order of the oxide capacitance for some readily achievable values of EOT, 0.3 nm, 1.0 nm, and 3.0 nm. In some examples, the EOT of a varactor may be less than about 5 nm, such as less than about 2 nm, or about 1 nm. Since the total capacitance is determined by the series combination of C_{ox} and C_Q , the total capacitance can be modulated by an amount on the order of C_{ox}/C_{Qmin} , where $C_{Qmin} = 0.843 \mu\text{F}/\text{cm}^2$ at 300 K. When EOT is less than about 1 nm, this corresponds to capacitance modulation ratios greater than about 4, and these values could be sufficient to allow graphene to be used as a varactor in a wireless readout circuit.

[0037] For the quantum capacitance effect to be useful for wireless sensing

applications, it is not enough that the capacitance can be varied. The device also has to be able to maintain a high quality factor (Q), so that the varactor can be utilized as part of a resonant LC circuit suitable for wireless readout.

[0038] The Q of a capacitor is the reciprocal of the product of its charging delay and the operating frequency (which will ultimately be determined by the size of the inductor in the LC circuit) Q can be expressed as:

$$Q = \frac{1}{2\pi RCf}. \quad (6)$$

[0039] Since the magnitude of the capacitance, C , and frequency, f , will be predetermined by the resonant circuit, one practical method to increase Q is to reduce the resistance, R . It is in reducing R where the properties of graphene are suited. The absence of a band gap means that the conductivity of graphene remains reasonably high throughout the entire tuning range. In other words, even when the net charge in the graphene is zero (as shown in FIG. 1(b)), the total number of carriers available for conduction remains finite (as shown in FIG. 1(a), since it consists of a combination of electrons and holes), and such a situation can only occur in a material where band gap energy (E_g) is much less than kT (the thermal energy). In graphene, the conductivity drops near the Dirac point (this is the mechanism by which graphene FETs operate), so the remaining channel resistivity is decreased in order to increase the Q .

[0040] FIGS. 3(a)–3(c) are schematic layouts of example graphene varactor sensor geometries. FIG. 3(a) illustrates an example buried charge-trapping sensor geometry. FIG. 3(b) illustrates an example surface sensor design with a buried gate electrode. FIG. 3(c) illustrates a top-view layout of an example multi-finger varactor geometry.

[0041] The example varactor geometry shown in FIG. 3(a) includes a silicon (Si) substrate 12 and an insulator layer 14 formed on silicon substrate 12. In some examples, insulator layer 14 may include, for example, silicon dioxide (SiO_2). In other examples, a varactor may not include a silicon substrate 12, and may instead include an insulating substrate, such as quartz, sapphire, or another suitable

electrically insulating material. In examples in which the varactor includes an insulating substrate, the varactor may or may not include an insulator layer 14 formed on the insulating substrate.

[0042] Graphene layer 16 is disposed on insulator layer 14. In some examples, graphene layer 16 consists of a graphene monolayer. Disposed on graphene layer 16 is a dielectric layer 18, which may be formed of a high- κ dielectric material, such as, for example, aluminum oxide (Al_2O_3), hafnium dioxide (HfO_2), zirconium dioxide (ZrO_2), hafnium silicate (HfSiO_4), or zirconium silicate (ZrSiO_4).

[0043] Formed on the dielectric layer 18 is a gate electrode 20. In this way, dielectric layer 18 is disposed between graphene layer 16 and gate electrode 20. Contact electrodes 22 and 24 are also disposed on a surface of graphene layer 16 and make electrical contact with graphene layer 16. As shown in FIG. 3(a), the length of gate electrode 20 is defined as L_g , and the distance between gate electrode 20 and first contact electrode 22 or second contact electrode 24 is defined as L_{ext} . In some examples, L_g is less than about 5 micrometers (μm), such as between about 50 nanometers (nm) and about 5 μm , or between about 50 nm and about 1 μm , or about 100 nm. In some examples, L_{ext} is less than about 50 μm , such as between about 50 nm and about 5 μm , or between about 50 nm and about 100 nm, or about 100 nm.

[0044] Fig. 3(a) shows that the graphene varactor geometry is very similar to that of a field effect transistor, where graphene layer 16 is deposited onto insulator layer 14 and capped with a dielectric layer 18 and gate electrode 20. On either side of gate electrode 20, contacts are made to the graphene, e.g., using contact electrodes 22 and 24. However, unlike a conventional field effect transistor, the “source” and “drain” contact electrodes 22 and 24 are shorted together.

[0045] The example design shown in FIG. 3(a) may be suitable for sensing buried charges in the SiO_2 layer, and so can have use for applications such as radiation sensing, where ionizing radiation is incident upon the sample and creates trapped positive charges at the buried graphene/ SiO_2 interface (shown in FIG. 3(a) as positive charges (+)). Such a charge trapping mechanism is utilized in current radiation field-effect transistors (RADFETs), but those devices are not suitable for use in wireless sensors because they cannot be utilized in a varactor geometry.

[0046] The example shown in FIG. 3(b) includes a silicon substrate 12 and

insulator layer 14. Silicon substrate 12 and insulator layer 14 may include materials similar to those described with respect to FIG. 3(a). In other examples, instead of silicon substrate 12, a varactor may include an insulating substrate, such as quartz, sapphire, or another suitable electrically insulating material. In examples in which the varactor includes an insulating substrate, the varactor may or may not include an insulator layer 14 formed on the insulating substrate.

[0047] In contrast to the varactor geometry illustrated in FIG. 3(a), the geometry illustrated in FIG. 3(b) includes a gate electrode 20 recessed into insulator layer 14. For example, gate electrode 20 may be formed by etching a depression in insulator layer 14 and then depositing an electrically conductive material in the depression to form gate electrode 20. Additionally, the varactor geometry in FIG. 3(b) includes a dielectric layer 18 formed on a surface of insulator layer 14 and gate electrode 20. In some examples, dielectric layer 18 may be formed of a high- κ dielectric material, such as, for example, aluminum oxide (Al_2O_3), hafnium dioxide (HfO_2), zirconium dioxide (ZrO_2), hafnium silicate (HfSiO_4), or zirconium silicate (ZrSiO_4).

[0048] Graphene layer 16 is disposed on dielectric layer 18. In some examples, graphene layer 16 consists of a graphene monolayer. Although not shown in FIG. 3(b), a thin protective insulator layer may be formed on graphene layer 16, e.g., on the side of graphene layer 16 opposite to dielectric layer 18. Example materials from which the thin protective insulator layer may be formed include silicon dioxide (SiO_2), aluminum oxide (Al_2O_3), hafnium oxide (HfO_2), or the like.

[0049] Contact electrodes 22 and 24 are also disposed on a surface of graphene layer 16. As shown in FIG. 3(b), the length of gate electrode 20 is defined as L_g , and the distance between gate electrode 20 and first contact electrode 22 or second contact electrode 24 is defined as L_{ext} . In some examples, L_g is less than about 5 μm , such as between about 50 nm and about 5 μm , or between about 50 nm and about 1 μm . In some examples, L_{ext} is less than about 50 μm , such as between about 50 μm and about 50 μm , or between about 50 nm and about 100 nm.

[0050] The example design shown in FIG. 3(b) may be suitable for sensing charges on a surface of graphene layer 16, and so can have use for applications such as atmospheric or biological sensing applications. For example, the geometry illustrated in FIG. 3(b) may be used in a glucose sensor. The following analysis is

applicable to the configurations shown in both FIGS. 3(a) and 3(b).

[0051] In some examples, despite the fact that graphene has a finite conductivity, the channel resistance could be high enough to degrade the Q of the varactor, particularly near the Dirac point. In order to ensure the lowest possible series resistance, a multi-finger varactor geometry such as the one shown in FIG. 3(c) may be used. The multi-finger geometry serves two main purposes. First, it allows the total gate capacitance to be increased while allowing the gate length, L_g , to remain small. Maintaining a short gate length may reduce the distance carriers need to travel between the center of the channel and the contacts. Secondly, the multi-finger geometry substantially reduces the resistance associated with the gate fingers, because the fingers are effectively connected in parallel with each other. As shown in FIG. 3(c), in some examples, the geometry of the multi-finger varactor may be defined by the gate width, W_g , the gate length, L_g , and the number of fingers, $N_{fingers}$.

[0052] FIGS. 4(a)–4(d) are conceptual diagrams of an example process of forming a multi-finger varactor as shown in FIG. 3(c). In some examples, the process may include first defining a depression 34 in an insulator layer 32. In some examples, insulator layer 32 includes an SiO_2 layer. The SiO_2 may be grown on a silicon substrate (not shown in FIG. 4(a) to any suitable thickness. For example, the SiO_2 layer may be up to about 300 nm thick, such as about 90 nm thick. In some instances, the SiO_2 layer may be thermally grown on an n-type silicon substrate.

[0053] Defining depression 34 may utilize optical contact lithography and buffered oxide etching. The shape of depression 34 may generally correspond to a shape of a gate electrode. For example, depression 34 includes eight fingers 36a–36h. In other examples, depression 34 may include more or fewer fingers, depending on the number of fingers that the gate contact 38 (FIG. 4(b)) is to include. In the example shown in FIG. 4(a), depression 34 defines a shape including four fingers 36a–36d that extend substantially parallel to each other in a first direction and four fingers 36e–36h that extend substantially parallel to each other in a second direction. In the example of FIG. 4(a), the first direction is substantially opposite to the second direction.

[0054] As shown in FIG. 4(b), material is deposited in depression 34 to form gate contact 38 (or gate electrode 38). The material may substantially fill depression

34, e.g., including the eight fingers 36a – 36h to form a gate contact 38 with a corresponding number of fingers 40a–40h. The material used to form gate contact 38 may be electrically conductive, such as copper, gold, silver, tungsten, aluminum, titanium, palladium, platinum, iridium, or an alloy including at least one of copper, gold, silver, tungsten, aluminum, titanium, palladium, platinum, iridium, or the like. In some implementations, gate electrode 38 may include a 10 nm layer of titanium and a 50 nm layer of palladium.

[0055] In some examples, after depositing the material used to form gate contact 38, a surface of gate contact 38 and insulator layer 32 may be subjected to processing to smooth the surface of gate contact 38 and insulator layer 32 and form a substantially planar surface. For example, chemical mechanical polishing (CMP) may be used to smooth the surfaces. As shown in FIG. 4(b), gate contact 38 includes eight gate electrode fingers 40a–40h. In other examples, gate contact 38 may include fewer than eight gate electrode fingers 40a–40h or more than eight gate electrode fingers 40a–40h. For example, gate contact 38 may include at least two gate electrode fingers.

[0056] In some examples, after gate contact 38 has been formed, a dielectric layer (not shown in FIGS. 4(a)–4(d)) may be formed over gate contact 38. For example, a 20 nm layer of hafnium oxide (HfO_2) may be deposited on gate contact 38 using atomic-layer deposition (ALD) at about 300 °C.

[0057] At least one graphene layer 42 may be positioned on gate contact 38 (e.g., over the dielectric layer) and portions of insulator layer 32, as shown in FIG. 4(c). In the example of FIG. 4(c) a first graphene layer 42a is positioned over gate contact fingers 40e–40h (see FIG. 4(b)) and a second graphene layer 42b is positioned over gate contact fingers 40a–40d. In some examples, one or both of first graphene layer 42a and second graphene layer 42b may consist of a graphene monolayer. In other implementations, a single graphene layer 42 or more than two graphene layers 42 may be used in a graphene varactor.

[0058] In some examples, the graphene layers 42 are grown using chemical vapor deposition (CVD) on a copper foil. The graphene layers 42 may be coated with poly(methyl methacrylate) (PMMA), and the copper removed using iron(III) chloride (FeCl_3). The coated graphene layers 42 are then positioned on gate

contact 38 and portions of insulator layer 32 using an aqueous transfer process. The PMMA may be removed using solvent cleaning. In some examples, when graphene layers 42 need to be cut to a different shape, oxygen plasma etching is used to etch the graphene layers 42.

[0059] As shown in FIG. 4(d), contact electrode 44 is formed on portions of graphene layers 42 and portions of insulator layer 32. Contact electrode 44 includes electrically conductive material, such as copper, gold, silver, tungsten, aluminum, titanium, palladium, platinum, iridium, or an alloy including at least one of copper, gold, silver, tungsten, aluminum, titanium, palladium, platinum, iridium, or the like. In some examples, contact electrode 44 includes a 10 nm layer of titanium and a 100 nm layer of gold. Contact electrode 44 may be formed using patterning and lifting off processes.

[0060] FIG. 5 is an optical micrograph of an example varactor constructed in accordance with the geometry shown in FIG. 4(d). The gate width, W_g , of each finger is about 40 μm , and the gate length, L_g , of each finger is about 4 μm . The graphene regions have been highlighted for clarity.

[0061] FIG. 6 is a diagram of measured results of capacitance versus gate voltage for the example varactor shown in FIG. 5. The characterization of the varactor of FIG. 5 was performed in an open-flow variable-temperature probe station available from LakeShore Cryotonics, Inc., Westerville, Ohio, United States. Before characterization, the sample was baked in vacuum (about 10^{-7} Torr base pressure) at about 380 °C for about 30 hours in order to desorb moisture from the graphene surface. Capacitance versus voltage (C-V) measurements were performed using an Agilent B1500A semiconductor parameter analyzer (available from Agilent Technologies, Santa Clara, California, United States) at 5 MHz and using an rms oscillator voltage of 50 mV. No measurable gate leakage was detected in these devices over the range of gate voltages tested. Therefore, the series equivalent circuit mode (C_s - R_s) was utilized for the C-V measurement. This test shows that the quantum capacitance effect is observable in this device.

[0062] The total capacitance, C_{tot} , of the sensor design can be modeled as the series combination of the oxide capacitance, C_{ox} , and the quantum capacitance, C_Q , multiplied by the aggregate gate area:

$$C_{ice} = \frac{C_Q C_{ox}}{C_Q + C_{ox}} \cdot L_g W_g \cdot N_{fingers} \quad (7)$$

where L_g and W_g are the gate length and gate width, respectively, and $N_{fingers}$ is the number of gate fingers. The series resistance, R_s , can be modeled as:

$$R_s = \frac{1}{N_{fingers}} \cdot \left[\left(\frac{L_g + L_{ext}}{4W_g} \right) \cdot \left(\frac{1}{e(n\mu_e + p\mu_h)} \right) + \frac{R_c}{W_g} \right] \quad (8)$$

Here, n and p are the electron and hole concentrations, respectively, while μ_e and μ_h are the corresponding electron and hole mobilities. L_{ext} is the extension length as defined in FIG. 3(a), and R_c is the contact resistivity. The gate resistance has been ignored in (8), since for the device dimensions that have been simulated to date, the gate resistance has been negligible relative to the other device resistances. In addition, because carrier mobility depends upon a variety of material and experimental conditions, in these initial simulations, the mobility has been assumed to be independent of carrier density.

[0063] Simulation results using equations (6)–(8) are shown in FIGS. 7(a) and 7(b). The simulated parameters are listed on the right side of the figure, and represent realistic material and structural parameters. As expected, the capacitance modulation between $n_{net} = 0$ and $n_{net} = 10^{13} \text{ cm}^{-3}$ is greater than a factor of 4, as shown in FIG. 7(a). Additionally, at a frequency of 1 GHz, the Q remains above 200 for nearly the entire modulation range. Note the concentration dependence of Q . The fact that Q decreases with increasing charge concentration is a result of the finite contact resistance, which limits the degree to which R can be decreased as C is increased.

[0064] In order to understand the parameter space better, additional simulations have been performed where a variety of device parameters have been varied, and results shown in FIGS. 8(a)–8(d). FIG. 8(a) shows changes of graphene varactor capacitance tuning range (black line); quality factor, Q , at $n_{net} = 0$ (solid red boxes); and quality factor, Q , at $n_{net} = 10^{13} \text{ cm}^{-2}$ (open red circles) as a function of

EOT. Here, the simulations show that although the tuning range increases with decreasing EOT, the quality factor decreases somewhat with decreasing EOT. This is because the capacitance increase associated with thinning the gate dielectric is not accompanied by a decrease in the series resistance.

[0065] FIG. 8(b) is a diagram that illustrates the dependencies of graphene varactor capacitance tuning range (black line); quality factor, Q , at $n_{net} = 0$ (solid red boxes); and quality factor, Q , at $n_{net} = 10^{13} \text{ cm}^{-2}$ (open red circles) on critical dimension, CD (defined as $CD = L_g = L_{ext}$). FIG. 8(b) shows that decreasing L_g and L_{ext} allows a high Q to be achieved and that dimensions on the order of about 100 nm may be advantageous. These values are easily achievable using conventional lithographic techniques.

[0066] FIG. 8(c) is a diagram that illustrates the dependencies of graphene varactor capacitance tuning range (black line); quality factor, Q , at $n_{net} = 0$ (solid red boxes); and quality factor, Q , at $n_{net} = 10^{13} \text{ cm}^{-2}$ (open red circles) on carrier mobility. FIG. 8(d) is a diagram that illustrates the dependencies of graphene varactor capacitance tuning range (black line); quality factor, Q , at $n_{net} = 0$ (solid red boxes); and quality factor, Q , at $n_{net} = 10^{13} \text{ cm}^{-2}$ (open red circles) on contact resistivity. FIGS. 8(c) and 8(d) show that carrier mobility has the greatest effect on Q near the Dirac point. At high carrier concentration, the device is substantially insensitive to changes in carrier mobility, since the series resistance is dominated by contact resistance effects. Reducing the contact resistance improves the overall Q and also allows the device to have uniform Q over a wider tuning range, as shown in FIG. 8(d). The tuning range only depends upon EOT, and is invariant to nearly all other device parameters. This likely holds true down to very short gate lengths, due to the very high intrinsic capacitance, which makes the device relatively insensitive to parasitic capacitances.

[0067] A second, more detailed simulation was performed to determine the resistance of the varactor. This simulation included the effect of sense charge (external charge accumulated on or near the surface of the graphene) on the carrier concentration in the graphene. Due to the incomplete screening arising from the quantum capacitance effect, a portion of the electric field from the sense charge (depicted in FIG. 1(a) or FIG. 1(b)) terminates on the gate electrode instead of the graphene. This causes the net carrier concentration, n_{g-net} , in the gate region to be

lower than in the extension, $n_{\text{ext-net}}$. Here, the net carrier concentration is defined as $(n - p)$. The relations between the sense charge density, ρ_{sense} , and $n_{\text{g-net}}$ and $n_{\text{ext-net}}$ can therefore be expressed as follows:

$$n_{\text{g-net}} = \frac{\rho_{\text{sense}}}{1 + C_{\text{ext}}/C_{\text{g}}}, \quad n_{\text{ext-net}} = \frac{1}{2} \rho_{\text{sense}} \quad (9)$$

where ρ_{sense} has dimensions of charge per unit area. The channel resistance, R_{CH} , includes the resistance of carriers above the gate and in the extensions, and can be expressed as:

$$R_{\text{CH}} = \frac{1}{4e\mu W_g N_f / n_{\text{g-tot}}} \approx \left(\frac{L_g}{n_{\text{g-tot}}} + \frac{2L_{\text{ext}}}{n_{\text{ext-tot}}} \right) \quad (10)$$

where $n_{\text{g-tot}}$ and $n_{\text{ext-tot}}$ are the total carrier concentrations ($p + n$) in the graphene, in the gate and extension regions, respectively. L_{ext} is the extension length as defined as in FIGS. 3(a) and 3(b). To first order, the electron and hole mobilities, μ , can be assumed to be equal, and μ can further be assumed to be invariant with carrier concentration. The factor of 4 in (10) arises from the varactor symmetry.

[0068] Simulation results using equations (6), (7), (9), and (10), and including additional resistances associated with the gate and contact metallizations, are shown in FIG. 9. The simulated parameters are listed on the right side of FIG. 9, and represent realistic material and structural parameters. The simulations show that capacitance modulation values of roughly 4:1 between $\rho_{\text{sense}} = 0$ and $\rho_{\text{sense}} = 1.6 \mu\text{C}/\text{cm}^2$ can be achieved. Additionally, at $f = 1 \text{ GHz}$, the Q remains above 60 for nearly the entire modulation range.

[0069] The graphene varactor concept offers tremendous potential to reduce the size of a resonant LC circuit compared to MEMS-based sensors. FIG. 10(a) is a line diagram that shows the calculated maximum oscillation frequency of an example LC resonator plotted versus capacitor layout area. FIG. 10(a) includes calculated maximum oscillation frequency versus capacitor layout area data for three different inductance values: 4 nanohenries (nH), 40 nH, and 400 nH. Additionally, FIG. 10(a) includes a data point for a MEMS varactor coupled to an inductor having an inductance of about 11 microhenries (μH). FIG. 10(a) shows that the extremely high capacitance-per-unit-area of the graphene varactor allows resonant frequencies comparable to MEMS based LC circuits, but with much

smaller capacitor layout area and much smaller inductors. Since the inductor size is typically much greater than the capacitor, the ability to achieve high capacitances with small layout area is critical to achieving ultra-compact sensors, since it allows the inductor size to shrink without excessively increasing the resonant frequency.

[0070] FIG. 10(b) is a conceptual diagram of an example layout for a graphene varactor resonator 52 with integrated on-chip inductor coil 54. This example layout shows that a graphene varactor resonator with maximum frequency of 130 MHz could be realized within a 500 μm by 500 μm footprint. As shown in FIG. 10(b), a first end 56 of the inductor coil 54 is electrically coupled to a gate electrode 58 of the graphene varactor 64 and a second end 60 of the inductor coil 54 is electrically coupled a contact electrode 62 of the graphene varactor 64. The inductor coil 54 shown in FIG. 10(b) has an inductance, L , of 20 nH and the graphene varactor 64 has a minimum capacitance, C_{min} , of 75 pF.

[0071] The disorder in the potential landscape of graphene can cause the Dirac point to be smeared out. However, it is expected that a sufficient tuning range (e.g., greater than about 1.2:1 or, in some examples, greater than about 2:1) can be achieved based on simulations carried out using realistic values for the random potential fluctuations, σ . For example, FIGS. 11(a) and 11(b) show that a tuning range of greater than about 2 may be achieved at random potential fluctuations of less than about 100 mV.

[0072] Effect of gate leakage is not likely to have a significant impact on the device operation since the sensors are intended to operate around a dc gate voltage of 0 V, and leakage is only expected to arise due to the small (about 0.1 V) ac voltage that appears across the gate dielectric during sensor operation. This value is significantly lower than the about 0.5 V to about 1 V typically utilized in field effect transistors.

[0073] On a silicon substrate with EOT = 0.7 nm, hafnium (Hf)-based dielectrics have small-signal conductivity of 0.2 $\mu\text{S}/\text{cm}^2$ and 7 $\mu\text{S}/\text{cm}^2$ at 0.1 V and 0.5 V, respectively. These values likely would have a minimal impact on Q for the range of parameters investigated in FIGS. 8(a)–8(d). The trends for silicon show that even for conventional Hf-based dielectrics, acceptable leakage is possible even for

EOT values as low as 0.5 nm, and further improvements may be possible with higher- κ films.

[0074] FIG. 12(a) is an example small-circuit equivalent circuit model for a graphene varactor, which shows series resistance (r_s), oxide capacitance (C_{ox}), quantum capacitance (C_Q), and gate shunt conductance (g_{GL}). FIG. 12(b) is a conceptual diagram depicts the gate leakage tunneling mechanism in a graphene varactor.

[0075] A process integration scheme for the varactors can be used to achieve proper functionality of the devices. These process issues include how to deposit ultra-thin, low-leakage, high- κ gate oxides on graphene and how to achieve low resistance contacts on graphene.

[0076] Referring back to the configurations shown in FIGS. 3(a)–3(c), a back gate electrode can be utilized to modulate a net carrier concentration in graphene. This configuration may be suitable for working with exfoliated graphene, since the graphene does not need to be pre-aligned to the existing features on the substrate. The back gate electrode can also be used to “simulate” the sensing behavior by providing a simple way to modulate the graphene carrier concentration, thus allowing the basic device design issues to be developed. This configuration is an ideal geometry for radiation sensing, and this geometry can be utilized to test the potential of graphene as a radiation-sensitive varactor.

[0077] A process flow for forming a graphene varactor having a configuration similar to that shown in FIG. 3(a) is shown in FIGS. 13(a)–13(f). The process begins with a silicon substrate covered with a silicon dioxide layer as shown in FIG. 13(a). In other examples, instead of a silicon substrate covered with a silicon dioxide layer, an insulator, such as sapphire or quartz, may be used. Next, graphene is deposited onto the substrate FIG. 13(b). The graphene may be formed using, for example, CVD or exfoliation. In some cases, relatively large pieces (e.g., greater than 20 μm by 20 μm) of single-layer graphene may be used. Such graphene pieces could produce capacitances on the order of a few pF, which is high enough to allow characterization of LC circuits. In some examples, the graphene is single-layer and not bilayer or multi-layer, since each layer increases the density of states, increasing C_Q and reducing the tuning range. For this reason, CVD graphene grown on Cu foils and transferred onto SiO_2 , quartz, or sapphire

substrates may be used. Because the CVD graphene growth technique is a self-limiting process, very large single-layer graphene sheets can be realized. The graphene may be patterned into the desired geometry using optical lithography and etching as shown in FIG. 13(c).

[0078] The process also includes depositing a high- κ gate dielectric and gate metal as shown in FIG. 13(d), patterning and etching the gate stack as shown in FIG. 13(e), and patterning and depositing contact electrodes as shown in FIG. 13(f). Electron-beam lithography may be used for patterning and etching the gate stack and contact electrodes, and feature sizes down to 20 nm are possible with comparable alignment tolerances. Results of the graphene physical characterization and back-gated FET measurements are shown in FIGS. 14(a)–14(d).

[0079] FIG. 14(a) is a contrast-enhanced optical micrograph of an example of a large piece of exfoliated single-layer graphene. FIG. 14(b) is an atomic force microscopy (AFM) image of an example single-layer graphene on a silicon oxide (SiO_2) substrate. FIG. 14(c) is a plot of Raman spectroscopy results from an example single-layer graphene piece. FIG. 14(d) is a plot of an example drain current versus gate voltage (I_d - V_g) characteristic of an example back-gated graphene field-effect transistor.

[0080] The ability to achieve low EOT, low leakage gate dielectrics would be beneficial for many device applications of graphene, including FETs for RF and digital applications. Various techniques may be used throughout the process, such as direct deposition of thin dielectrics and atomic-layer deposition, a technique that is highly useful for depositing few-nm dielectrics on silicon. An interfacial polymer or surface functionalization layer may be used prior to ALD. One example approach for gate dielectric deposition includes utilization of an inverted device structure, where the gate metal and dielectric are deposited first, followed by deposition of the graphene on top. This technique has the advantage that the ALD film does not have to be deposited onto the graphene directly, but rather onto the metal electrode. When using exfoliated graphene in the inverted design, the graphene is aligned to the gate electrode, and sufficiently large pieces are used to ensure a large capacitance can be achieved. Therefore, as an alternative, large-area CVD graphene is one example that may be used.

[0081] As can be seen in FIG. 8(d), described above, reducing the contact resistance may aid device performance. The contact resistance of metals to single-layer graphene may be optimized. In optimizing the contacts, varactors have a different set of constraints compared to conventional graphene FETs. In FETs, the conductivity is only modulated under the gate electrode, and so the contact resistance remains constant over the entire regime of device operation. However, in the varactor, the contact resistance could change as the sensing environment is changed. In the buried oxide sensing configuration shown in FIG. 3(a), trapped charge in insulator layer 14 will not only affect the conductance under gate 20, but also under contact electrodes 22 and 24. This change in the conductance could affect the contact resistance, particularly when the net carrier concentration is near zero. Fortunately, the sensitivity of the varactor performance to the contact resistance is greatest at high carrier concentrations; therefore, it may be acceptable for the device operation if the contact resistance increases with decreasing carrier concentration.

[0082] An additional advantage for the varactors compared to FETs is that they can operate using either electrons or holes as the dominant channel carriers, and so the contacts need to be optimized for one or the other carrier types, but not both. This is important, particularly since several chemical doping methods have been developed that provide high p-type doping, but fewer techniques have been developed to produce n-type doping. The sensing geometry may also be important for improving the contact resistance, and use of an inverted structure could be beneficial in reducing the dependence of the contact resistance on the sense charge.

[0083] A varactor having the buried oxide device geometry may be used as a radiation sensor. In the graphene varactor, the buried SiO₂ acts as a collection layer for radiation-induced charge where extremely-small size is essential. For example, a radiation sensor that utilizes a graphene varactor may be utilized for dosimeters in radiation cancer therapy, providing significant form-factor (e.g., size) advantages over current MEMS-based solutions. In some examples, the miniature dosimeter may provide real-time feedback in radiation dosimetry.

[0084] A graphene varactor could have substantial and immediate impact. The miniaturization of sensors is critical for numerous applications, particularly, *in vivo* sensing applications, where the ability to implant a sensor with minimal incision

size is critical. Because a graphene varactor has orders-of-magnitude improvement in the capacitance per unit area compared to MEMS sensors, the graphene varactor has enormous potential for miniaturizing a variety of charge-based sensors.

[0085] FIG. 15 is a conceptual diagram that illustrates an example glucose sensor 72 that utilizes a graphene varactor 74. In the example shown in FIG. 15, graphene varactor 74 includes a structure similar to that shown and described with reference to FIGS. 4(a)–4(b). Graphene varactor 74 includes a buried gate electrode 76, a thin insulating dielectric layer (not shown in FIG. 15), sheets of single-layer graphene 78 and 80, and a metallization layer 82 to make electrical contact to the graphene sheets 78 and 80. Glucose sensor 72 also includes linker molecules, such as 1-pyrenebutanoic acid succinimidyl ester, attached to the exposed surface of graphene sheets 78 and 80. In some examples, the linker molecule may include a pyrene group that binds on one end to the surface of one of graphene sheets 78 or 80 through pi-pi interactions. The other end of the linker molecule may include a succinimidyl ester group that is attached to an enzyme, such as glucose oxidase.

[0086] Glucose oxidase catalyzes the oxidation of β -D-glucose ($C_6H_{12}O_6$) to D-glucono-1,5-lactone ($C_6H_{10}O_6$). The products of this oxidation reaction can reversibly change the electron concentration in the graphene sheets 78 and 80. The electron concentration change results in a shift of the capacitance of graphene varactor 74, which can be detected wirelessly when varactor 74 is incorporated in a passive LC resonator circuit, such as resonator 52 shown in FIG. 10(b).

[0087] FIG. 16 is a conceptual diagram that illustrates another example glucose sensor 92 that utilizes a graphene varactor 74. In the example shown in FIG. 16, graphene varactor 74 includes a structure similar to that shown and described with reference to FIGS. 4(a)–4(b). Graphene varactor 74 includes a buried gate electrode 76, a thin insulating dielectric layer (not shown in FIG. 16), sheets of single-layer graphene 78 and 80, and a metallization layer 82 to make electrical contact to the graphene sheets 78 and 80. Glucose sensor 72 also includes 1,2-epoxy-3-phenoxypropane-derived dextran (DexP) attached to the exposed surface of graphene sheets 78 and 80. The DexP molecules can adsorb on the surface of graphene sheets 78 and 80 due to pi-pi interactions between the surface graphene sheets 78 and 80 and the DexP. On top of the DexP, Concanavalin A

(ConA), a carbohydrate binding protein, is situated, where the ConA molecules are conjugated on the DexP.

[0088] ConA has a stronger affinity for glucose than for DexP. Because of this, in the presence of glucose, ConA molecules can desorb from the DexP. The change in the bonding configuration of the DexP is expected to change the electron concentration in the graphene due to electrostatic coupling between the DexP and the graphene. Through the quantum capacitance effect, this change in the carrier concentration can result in a shift of the capacitance of graphene varactor 74, and this shift can be detected wirelessly when the varactor 74 is incorporated in a passive LC resonator circuit, such as resonator 52 shown in FIG. 10(b).

[0089] FIG. 17 illustrates an example wireless detection system in which the varactor is connected to a first inductor L_s of an LC oscillator circuit. Any sense charge collected by the varactor changes the capacitance of the varactor, which in turn, changes the resonant frequency of the LC oscillator circuit. Sample information (e.g., radiation dose or glucose concentration) can be determined using a second "external" inductor L_r , which is coupled to the first inductor through mutual magnetic field coupling (mutual inductance), via a "phase-dip" technique, which is shown in the FIG. 17. Other, more sophisticated, wireless detection schemes are also possible.

[0090] Various examples have been described. These and other examples are within the scope of the following claims.

CLAIMS:

1. An electrical device comprising at least one graphene quantum capacitance varactor.
2. The electrical device of claim 1, wherein the device comprises a sensor having a readout circuit electrically coupled to the at least one graphene quantum capacitance varactor.
3. The electrical device of claim 2, wherein the sensor comprises a wireless sensor.
4. The electrical device of claim 2, wherein the at least one graphene quantum capacitance varactor comprises:
 - a silicon dioxide (SiO₂) layer; and
 - a graphene layer electrically coupled to the SiO₂ layer to sense charges in the SiO₂ layer.
5. The electrical device of claim 1, wherein the at least one graphene quantum capacitance varactor comprises:
 - an insulator layer;
 - a graphene layer disposed on the insulator layer;
 - a dielectric layer disposed on the graphene layer;
 - a gate electrode formed on the dielectric layer; and
 - at least one contact electrode disposed on the graphene layer and making electrical contact with the graphene layer.
6. The electrical device of claim 5, wherein the sensor comprises a radiation sensor in which the insulator layer is responsive to ionizing radiation that creates trapped positive charge at an interface between the graphene layer and the insulator layer.

7. The electrical device of claim 5 or 6, wherein the insulator layer comprises at least one of silicon dioxide (SiO₂), quartz, or sapphire.
8. The electrical device of claim 1, wherein the at least one graphene quantum capacitance varactor comprises:
 - an insulator layer;
 - a gate electrode recessed in the insulator layer;
 - a dielectric layer formed on the gate electrode;
 - a graphene layer formed on the dielectric layer, wherein the graphene layer comprises an exposed surface opposite the dielectric layer; and
 - at least one contact electrode formed on the graphene layer and making electrical contact with the graphene layer.
9. The electrical device of claim 8, wherein the insulator layer comprises at least one of silicon dioxide (SiO₂), quartz, or sapphire.
10. The electrical device of claim 8 or 9, wherein the at least one graphene quantum capacitance varactor further comprises a protective insulator formed on the exposed surface of the graphene layer.
11. The electrical device of any of claims 8 to 10, further comprising:
 - a linker molecule attached to an exposed surface of the graphene layer or a protective insulator formed on the exposed surface of the graphene layer; and
 - an enzyme attached to the linker molecule.
12. The electrical device of claim 11, wherein the linker molecule comprises 1-pyrenebutanoic acid succinimidyl ester and the enzyme comprises glucose oxidase.
13. The electrical device of claim 8, further comprising:
 - 1,2-epoxy-3-phenoxypropane-derived dextran (DexP) attached to the exposed surface of the graphene layer or a protective insulator formed on the exposed surface of the graphene layer; and
 - Concanavalin A (ConA) conjugated on the DexP.

14. The electrical device of any of claims 5 to 13, wherein a length of the gate electrode (L_g) is less than about 5 (micrometers) μm and a distance between the at least one electrode and the gate electrode (L_{ext}) is less than about 50 μm .

15. The electrical device of claim 14, wherein L_g is between about 50 nanometers (nm) and about 1 micrometers (μm), and wherein L_{ext} is between about 50 nm and about 5 μm .

16. The electrical device of claim 15, wherein L_g is about 100 nanometers (nm), and wherein L_{ext} is about 100 nm.

17. The electrical device of any of claims 5 to 13, wherein the varactor is formed as a multi-finger structure comprising at least two gate electrode fingers, and wherein each of the at least two gate electrode fingers is electrically connected in parallel with the others of the at least two gate electrode fingers.

18. The electrical device of any of claims 1 to 17, wherein the at least one graphene quantum capacitance varactor has an equivalent oxide thickness (EOT) of less than about 5 nanometers (nm).

19. The electrical device of claim 18, wherein the at least one graphene quantum capacitance varactor has an equivalent oxide thickness (EOT) of less than about 2 nanometers (nm).

20. The electrical device of any of claims 1 to 19, wherein the at least one graphene quantum capacitance varactor has a capacitance modulation ratio of greater than about 1.2.

21. The electrical device of claim 20, wherein the at least one graphene quantum capacitance varactor has a capacitance modulation ratio of greater than about 1.5.

22. The electrical device of claim 21, wherein the at least one graphene quantum capacitance varactor has a capacitance modulation ratio of greater than about 2.
23. The electrical device of claim 1, wherein the at least one graphene quantum capacitance varactor comprises:
- an insulator layer defining a plurality of fingers, wherein a first finger of the plurality of fingers extends in a first direction within the insulator layer, and wherein a second finger of the plurality of fingers extends in a second direction substantially opposite to the first direction;
 - a gate electrode formed in the plurality of fingers;
 - a dielectric layer formed on the gate electrode;
 - a first graphene layer positioned over the first finger, wherein the first graphene layer comprises a first exposed surface opposite the dielectric layer;
 - a second graphene layer positioned over the second finger, wherein the second graphene layer comprises a second exposed surface opposite the dielectric layer;
 - at least one contact electrode formed on the first and second graphene layers and making electrical contact with the first and second graphene layers; and
 - glucose-sensitive molecules attached to at least one of the first exposed surface or the second exposed surface.
24. The electrical device of claim 23, wherein the glucose-sensitive molecules comprise 1-pyrenebutanoic acid succinimidyl ester attached to at least one of the first graphene layer or second graphene layer, and glucose oxidase attached to the 1-pyrenebutanoic acid succinimidyl ester.
25. The electrical device of claim 23, wherein the glucose-sensitive molecules comprise:
- 1,2-epoxy-3-phenoxypropane-derived dextran (DexP) attached to at least one of the first exposed surface or the second exposed surface; and

Concanavalin A (ConA) conjugated on the DexP.

26. The electrical device of any of claims 1 to 25, further comprising an inductor electrically connected to the at least one graphene quantum capacitance varactor, wherein the inductor and the at least one graphene quantum capacitance varactor form an LC oscillator circuit having a resonant frequency responsive to a sense charge collected by the at least one graphene quantum capacitance varactor.
27. A wireless sensing system comprising
the electrical device of claim 26, wherein the inductor comprises a first inductor; and
a second inductor electromagnetically coupled to first inductor to produce a signal responsive to a change in the resonant frequency of the LC oscillator.
28. A method of forming a graphene quantum capacitance varactor comprising:
depositing a graphene layer on an insulator layer;
depositing a dielectric layer on the graphene layer;
depositing a gate electrode on the dielectric layer; and
depositing a contact electrode on the graphene layer.
29. The method of claim 28, further comprising forming the insulator layer on a substrate comprising at least one of silicon, quartz, or sapphire.
30. The method of claim 28 or 29, wherein the graphene layer comprises exfoliated graphene or CVD graphene.
31. The method of any of claims 28 to 30, wherein depositing the graphene layer on the insulator layer comprises depositing at least one single-layer graphene sheet on the insulator layer.

32. The method of any of claims 28 to 31, further comprising:
forming an inductor including a first end and a second end; and
electrically connecting the first end to the gate electrode and the second end to the contact electrode.
33. A method comprising:
etching an insulator layer to define a depression in the insulator layer;
forming a gate electrode in the depression;
depositing a dielectric layer on the gate electrode;
disposing a graphene layer on the dielectric layer; and
forming a contact electrode on the graphene layer.
34. The method of claim 33, further comprising:
forming an inductor including a first end and a second end; and
electrically connecting the first end to the gate electrode and the second end to the contact electrode.
35. The method of claim 33 or 34, further comprising:
attaching a linker molecule attached to an exposed surface of the graphene layer or a protective insulator formed on the exposed surface of the graphene layer, wherein an enzyme is attached to the linker molecule.
36. The method of claim 35, wherein the linker molecule comprises 1-pyrenebutanoic acid succinimidyl ester and the enzyme comprises glucose oxidase.
37. The method of claim 33 or 34, further comprising:
attaching 1,2-epoxy-3-phenoxypropane-derived dextran (DexP) to an exposed surface of the graphene layer or a protective insulator formed on the exposed surface of the graphene layer, wherein Concanavalin A (ConA) is conjugated on the DexP.




FIG. 1(a)

FIG. 1(b)




FIG. 2




FIG. 3(c)




FIG. 3(b)




FIG. 3(a)




FIG. 4(a)




FIG. 4(b)




FIG. 4(c)




FIG. 4(d)




FIG. 5




FIG. 6

Simulation parameters
 EOT = 0.7 nm
 L_g = 0.10 μm
 L_{ext} = 0.10 μm
 W_g = 1.0 μm
 N_{Inger} = 12
 $\mu_e \mu_h$ = 5000 cm^2/Vs
 R_s = 500 $\Omega\text{-}\mu\text{m}$
 T = 300 K





FIG. 7(a)

FIG. 7(b)



FIGS. 8(a)–8(d)

Symbol	Quantity	Default Value
L_g	Gate length	0.2 μm
L_{ext}	Extension length	0.1 μm
L_{gate}	Gate finger pitch	0.6 μm
H_g	Gate and contact metal height	0.5 μm
H_s	Access metal height	2.0 μm
W_s	Access metal width	5.0 μm
ρ_c	Metal resistivity	2.44 $\mu\Omega\text{-cm}$
W_f	Finger width	10 μm
N	No. of fingers	200
μ	Mobility (both e and h)	4000 cm^2/Vs
R_c	Contact resistance	200 $\Omega\text{-}\mu\text{m}$
T	Temperature	300 K




FIG. 9




FIG. 10(b)




FIG. 10(a)




FIG. 11(b)




FIG. 11(a)







FIG. 12(a)

FIG. 12(b)



FIGS. 13(a)–13(f)



FIGS. 14(a)–14(d)




FIG. 15




FIG. 16




FIG. 17

INTERNATIONAL SEARCH REPORT

International application No PCT/US2012/033577

A. CLASSIFICATION OF SUBJECT MATTER INV. H01L29/10 H01L29/423 H01L29/93 H01L29/16 G01N33/487 H01L27/146 ADD. According to International Patent Classification (IPC) or to both national classification and IPC				
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) H01L G01N Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) EPO-Internal, WPI Data				
C. DOCUMENTS CONSIDERED TO BE RELEVANT				
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
X	DRÖSCHER S ET AL: "Quantum capacitance and density of states of graphene", APPLIED PHYSICS LETTERS, AIP, AMERICAN INSTITUTE OF PHYSICS, MELVILLE, NY, US, vol. 96, no. 15, 12 April 2010 (2010-04-12), pages 152104-152104, XP012130805, ISSN: 0003-6951, DOI: 10.1063/1.3391670	1,2,4,5, 26,28-31		
Y	the whole document -----	6,8-10		
X	WO 2010/075012 A2 (MASSACHUSETTS INST TECHNOLOGY [US]; BULOVIC VLADIMIR [US]; PACKARD COR) 1 July 2010 (2010-07-01) paragraphs [0073], [0061] - [0063]; figures 8A-8C ----- -/--	1		
<table style="width: 100%; border: none;"> <tr> <td style="width: 50%; border: none;"><input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C.</td> <td style="width: 50%; border: none;"><input checked="" type="checkbox"/> See patent family annex.</td> </tr> </table>			<input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C.	<input checked="" type="checkbox"/> See patent family annex.
<input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C.	<input checked="" type="checkbox"/> See patent family annex.			
<table style="width: 100%; border: none;"> <tr> <td style="width: 50%; border: none;"> * Special categories of cited documents : "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed </td> <td style="width: 50%; border: none;"> "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family </td> </tr> </table>			* Special categories of cited documents : "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family
* Special categories of cited documents : "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family			
Date of the actual completion of the international search		Date of mailing of the international search report		
30 July 2012		07/08/2012		
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016		Authorized officer Dauw, Xavier		

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2012/033577

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2010/025660 A1 (JAIN FAQUIR C [US] ET AL) 4 February 2010 (2010-02-04) paragraphs [0026] - [0034], [0048] - [0050]; figures 3, 4 -----	1-7, 14-22,27
Y	US 2008/315277 A1 (NAKASHIBA YASUTAKA [JP]) 25 December 2008 (2008-12-25) Figs. 1, 3 and corresponding text -----	1-7, 14-16, 18-22,27
Y	US 2007/093008 A1 (CHOI JUNG H [KR] CHOI JUNG HYUN [KR]) 26 April 2007 (2007-04-26) Figs. 1, 2 and corresponding text. -----	17
Y	WO 2011/023603 A2 (IBM [US]; XIA FENGNIAN [US]; AVOURIS PHAEDON [US]; MUELLER THOMAS [US]) 3 March 2011 (2011-03-03) Figs. 5-7 and corresponding text. -----	6
Y	DRAGOMAN M ET AL: "Graphene-based quantum electronics", PROGRESS IN QUANTUM ELECTRONICS, PERGAMON PRESS, OXFORD, GB, vol. 33, no. 6, 1 November 2009 (2009-11-01), pages 165-214, XP026716741, ISSN: 0079-6727, DOI: 10.1016/J.PQUANTELEC.2009.08.001 [retrieved on 2009-08-27] Fig. 1 and corresponding text. -----	8-10
A	US 2005/212014 A1 (HORIBE MASAHIRO [JP] ET AL) 29 September 2005 (2005-09-29) Fig. 3 and corresponding text. -----	8-10

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No PCT/US2012/033577

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 2010075012 A2	01-07-2010	US 2010188796 A1 US 2012069488 A1 WO 2010075012 A2	29-07-2010 22-03-2012 01-07-2010

US 2010025660 A1	04-02-2010	NONE	

US 2008315277 A1	25-12-2008	CN 101290935 A JP 2008288576 A US 2008315277 A1	22-10-2008 27-11-2008 25-12-2008

US 2007093008 A1	26-04-2007	NONE	

WO 2011023603 A2	03-03-2011	CN 102473844 A EP 2438635 A2 US 2011042650 A1 WO 2011023603 A2	23-05-2012 11-04-2012 24-02-2011 03-03-2011

US 2005212014 A1	29-09-2005	JP 2005285822 A US 2005212014 A1	13-10-2005 29-09-2005
