## (19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 30 June 2005 (30.06.2005)

**PCT** 

(10) International Publication Number  $WO\ 2005/058749\ A1$ 

- (51) International Patent Classification<sup>7</sup>: B81B 7/00, 7/02
- (21) International Application Number:

PCT/US2004/041549

- (22) International Filing Date: 9 December 2004 (09.12.2004)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

10/737,231

15 December 2003 (15.12.2003) US

- (71) Applicant (for all designated States except US): ANA-LOG DEVICES, INC. [Stateless/US]; One Technology Way, Norwood, MA 02062-9106 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): ALIE, Susan, A. [US/US]; 21 Duncklee Avenue, Stoneham, MA 02180 (US). WACHTMANN, Bruce, K. [US/US]; 13 Bedford Court, Concord, MA 01742 (US). JUDY, Michael [US/US]; 95 Chestnut Street, Wakefield, MA 01880 (US). KNEEDLER, David [US/US]; 93 Maple Street, Middleton, MA 01949 (US).
- (74) Agents: SAUNDERS, Steven, G. et al.; Bromberg & Sunstein LLP, 125 Summer Street, Boston, MA 02110-1618 (US).


- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SEMICONDUCTOR ASSEMBLY WITH CONDUCTIVE RIM AND METHOD OF PRODUCING THE SAME



(57) Abstract: An apparatus has first and second wafers, and a conductive rim between the first and second wafers. The conductive rim electrically and mechanically connects the first and second wafers. In addition, the conductive rim and second wafer at least in part seal an area on the surface of the first wafer.



10

15

20

25

PCT/US2004/041549

1

## SEMICONDUCTOR ASSEMBLY WITH CONDUCTIVE RIM AND METHOD OF PRODUCING THE SAME

#### FIELD OF THE INVENTION

The invention generally relates to electronic devices and, more particularly, the invention relates to capped electronic devices.

### **BACKGROUND OF THE INVENTION**

Microelectromechanical systems (i.e., "MEMS") are highly miniaturized devices that can be configured to perform a wide variety of functions. For example, a MEMS device can be implemented as an accelerometer to measure the acceleration of a moving body. One type of MEMS accelerometer, for example, has a suspended mass that, in response to an acceleration, moves relative to an underlying substrate. Acceleration thus may be calculated as a function of the movement of the suspended mass relative to its underlying substrate.

Because of their relatively small size, the mechanical structures of MEMS devices (e.g., the suspended mass in the above noted accelerometer) typically are both fragile and sensitive. Accordingly, many seemingly innocuous things can adversely impact MEMS performance, such as dust, moisture, and static electricity. The art has responded to this problem by isolating sensitive MEMS mechanical structures from the outside environment. For example, one isolation method bonds a cap over the mechanical components.

Although generally satisfactory for isolating MEMS structure, this solution creates other problems. In particular, the cap can accumulate a relatively large static electric charge that can adversely affect device performance and/or damage the MEMS device.

10

15

20

25

### SUMMARY OF THE INVENTION

In accordance with one aspect of the invention, an apparatus has first and second wafers, and a conductive rim between the first and second wafers. The conductive rim electrically and mechanically connects the first and second wafers. In addition, the conductive rim and second wafer at least in part seal an area on the surface of the first wafer.

In some embodiments, the conductive rim and second wafer hermetically seal the area on the surface of the first wafer. Among other things, the conductive rim can be a silicide.

The sealed area on the first wafer may include a number of things, such as MEMS structure. In that case, the conductive rim illustratively is electrically isolated from the MEMS structure. Moreover, the second wafer may include a cap, which may in part protect the MEMS structure from the environment.

In some embodiments, the first wafer includes circuitry capable of delivering a bias voltage to the second wafer via the conductive rim. The circuitry may have a maximum temperature to which it can be exposed. In such case, the conductive rim illustratively is produced from a material that interdiffuses and/or melts at a temperature that is less than the maximum temperature to which the circuitry can be exposed.

At least one of the first wafer and the second wafer may be produced from a silicon based material. For example, at least one of the first wafer and the second wafer may be comprised of polysilicon, single crystal silicon, or silicon germanium.

In accordance with another aspect of the invention, a method of forming a MEMS device places rim material between a first wafer and a second wafer to form an intermediate apparatus. The rim material is placed so that it forms a closed loop defining an area on the first wafer. The method then both heats and applies pressure to the intermediate apparatus. After heating and applying

10

15

20

25

pressure, the rim material cooperates with the first and second wafers to both seal the area on the first wafer and electrically connect the first and second wafers.

In illustrative embodiments, the second wafer is substantially parallel with the first wafer. The rim material may cooperate with the first and second wafers by integrating with the first and second wafers to form a composite material that comprises the rim material. For example, the rim material may diffuse into the first and second wafers to form a silicide material.

The method may form MEMS structure within the area on the first wafer. Circuitry also may be formed on the first wafer. Among other things, the circuitry may be capable of applying a bias voltage to the second wafer through the rim material.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

The foregoing and advantages of the invention will be appreciated more fully from the following further description thereof with reference to the accompanying drawings wherein:

Figure 1 schematically shows a perspective view of an electronic device that may be capped in accordance with illustrative embodiments of the invention.

Figure 2 schematically shows a cross-sectional view of the device shown in figure 1 along line X-X, where the device is configured in accordance with one embodiment of the invention.

Figure 3 shows a process of forming the electronic device shown in figure 2 in accordance with various embodiments of the invention.

WO 2005/058749 PCT/US2004/041549

4

Figure 4 schematically shows a cross-sectional view of an alternative embodiment of the invention implemented on MEMS device having circuitry and structure on the same die.

Figure 5 schematically shows a cross-sectional view of another alternative embodiment of the invention implemented on MEMS device having circuitry and structure on the same die and circuitry on the cap.

Figure 6 schematically shows a cross-sectional view of yet another alternative embodiment of the invention implemented on a MEMS device in which the cap effectively forms another MEMS device.

10

15

20

25

5

### **DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS**

In illustrative embodiments, a MEMS device has a conductive rim that secures a cap to a MEMS die. The conductive rim both seals MEMS structure on the MEMS die and electrically connects the cap with ground or a fixed bias potential. Among other things, the conductive rim may be formed at least in part from a silicide that integrally couples the cap and MEMS die. Details of various embodiments are discussed below.

Figure 1 schematically shows a generic MEMS device 10 that may be configured in accordance with illustrative embodiments of the invention. The MEMS device 10 shown includes a capped MEMS die 12 coupled with a circuit die 14. Accordingly, the MEMS die 12 shown has structure that is controlled and/or monitored by circuitry on the circuit die 14. The circuit die 14 has bond pads 16 or other interconnects to electrically communicate with an external device, such as a computer. To further protect the MEMS device 10 from the environment, conventional processes may mount the entire MEMS device 10 within a package.

10

15

20

25

The MEMS device 10 may be any conventionally known MEMS device 10, such as an inertial sensor. For example, the MEMS device 10 may be a gyroscope or an accelerometer. Exemplary MEMS gyroscopes are discussed in greater detail in 6,505,511, which is assigned to Analog Devices, Inc. of Norwood, Massachusetts. Exemplary MEMS accelerometers are discussed in greater detail in U.S. patent number 5,939,633, which also is assigned to Analog Devices, Inc. of Norwood, Massachusetts. The disclosures of U.S. patent numbers 5,939,633 and 6,505,511 are incorporated herein, in their entireties, by reference.

Figure 2 schematically shows a cross-sectional view of the device shown in figure 1 along line X-X. Specifically, the MEMS device 10 includes the above noted MEMS die 12 (e.g., comprised of a silicon-based material, such as silicon) having a silicon-based cap 18 mounted to its top side, and the above noted circuit die 14 mounted to its bottom side. The cap 18 illustratively is formed from polysilicon and etched to have a cavity 20 defined by a cap rim 22 extending from its interior side. The cavity 20 overlies a central portion of the MEMS die 12, which includes the primary structure 24 for effectuating the MEMS functionality. For example, if the MEMS die 12 is an accelerometer, the structure 24 may include a movable mass suspended above a substrate 26.

In accordance with illustrative embodiments, the MEMS device 10 is considered to form a conductive rim 28 that circumscribes the MEMS structure 24 on the MEMS die 12. Among other things, the conductive rim 28 forms a hermetic seal that protects the MEMS structure 24 from the environment. For example, the hermetic seal may protect the structure 24 from dust, moisture, and dirt. In alternative embodiments, the conductive rim 28 provides a non-hermetic seal to the MEMS structure 24. As known by those in the art, a non-hermetic seal may protect the MEMS structure 24 from dust and dirt, but it is not moisture impervious.

10

15

20

25

In addition to sealing the MEMS structure 24, the conductive rim 28 also electrically connects the cap 18 with the circuit die 14 through the MEMS die 12. The MEMS die 12 thus includes vias 32 and contacts 34 (e.g., balls of a ball grid array) that extend from the conductive rim 28, through the MEMS die 12, and to the circuit die 14. Circuitry 30 on the circuit die 14 sets the potential of the cap 18 to ground or any desired voltage level.

To those ends, the MEMS die 12 has a rim of polysilicon material (extending from the substrate 26 and referred to herein as the "MEMS rim 36") that integrally couples with the cap rim 22 extending from the cap 18. In illustrative embodiments, the cap rim 22 and MEMS rim 36 meet at a loosely defined intersection region 38 having a relatively high silicide concentration (discussed below with regard to figure 3). The concentration of silicide may be highest at the center of that intersection region 38 and reduce to essentially zero at its loosely defined ends. Moreover, the conductive rim 28 (formed from the intersection region 38, MEMS rim 36 and cap rim 22) preferably is electrically isolated from the MEMS structure 24 to ensure that the potential applied to the cap 18 is carefully controlled.

In illustrative embodiments, the MEMS rim 36 also acts as a sensor element. Alternatively, among other things, the MEMS rim 36 may act as a ground plane element, a circuit element, or dummy mechanical structure.

Figure 3 schematically shows an illustrative process of forming the MEMS device 10 shown in figure 2. It should be noted that various steps of this process may be performed in a different order than that discussed. In addition, those skilled in the art should understand that additional steps may be performed, while others may be omitted.

The process begins at step 300, in which the MEMS die 12 is formed in accordance with conventional processes. Among other processes, conventional surface micromachining processes may be used to form the MEMS die 12.

15

20

25

Alternatively, silicon-on-insulator ("SOI") processes may be used. As noted above, the die may be formed from a silicon-based material, such as polysilicon. In alternative embodiments, however, other types of materials may be used. For example, single crystal silicon or silicon germanium may be used for all or selected portions of the MEMS die 12. In any case, the conductivity of the MEMS rim 36 should be controlled to be a satisfactory level. If necessary, some doping may be required to ensure appropriate conductive properties.

The cap 18 then is formed at step 302. In a manner similar to the MEMS die 12, the cap 18 may be formed from a polysilicon wafer (or other material) in accordance with conventional processes (e.g., surface micromachining processes). The sizes of the cavity 20 and cap rim 22 illustratively are selected to ensure a sufficient clearance with the MEMS die 12. In particular, the cavity 20 should be sufficiently large enough to not interfere with movement of the structure 24 on the MEMS die 12.

The process then continues to step 304, in which conventional processes form the circuit die 14. Any conventional circuitry designed to perform the desired function can be used. For example, the circuitry shown in the above noted incorporated patents can be used. In particular, if the MEMS device 10 is an accelerometer, then the circuitry shown in U.S. patent number 5,939,633 can be used to sense electrostatic changes in the MEMS die 12. It should be noted that in illustrative embodiments, the MEMS die 12, cap 18 and circuit die 14 each are formed as one of an array of identical elements on a single wafer.

Conventional processes then may metalize the bottom side of the cap 18 (step 306). For example, a layer of platinum 40 may be sputter deposited onto the bottom side of the cap 18. The metalized cap 18 then may be placed on the MEMS die 12 so that the MEMS rim 36 directly contacts the cap rim 22.

At this point in the process, the MEMS die 12 and cap 18 are not secured together. Accordingly, to fuse them together, this intermediate apparatus is

10

15

20

25

PCT/US2004/041549

subjected to relatively high temperatures and pressures (at step 308) sufficient to form a silicide bond in the intersection region 38. Those skilled in the art should be able to select the appropriate temperatures and pressures. By way of example only, subjecting the intermediate apparatus to temperatures of between about 280-450 degrees C and pressures of about two atmospheres for about forty to fifty minutes should provide satisfactory results.

This step in the process thus produces platinum-silicide in the intersection region 38. As known by those in the art, because of the inter-diffusion of the platinum into the polysilicon, the outer portions of the two rims and the platinum between the two rims cooperate to form a substantially integral and conductive connector. The concentration of platinum thus is highest in the center of the intersection region 38 (e.g., fifty percent platinum and fifty percent polysilicon), while it reduces to zero as a function of distance from the center.

Materials other than platinum may be used to produce the silicide bond. For example, tungsten or titanium may be used. Use of such noted materials, however, typically requires higher temperatures to form their respective silicide bonds than those required of platinum. Accordingly, use of tungsten or titanium with embodiments that have circuitry 30 on the intermediate apparatus (e.g., see figures 4-6, discussed below) may not be recommended because such high temperatures may adversely affect the circuitry 30. In other words, the material selected to form the silicide bond should interdiffuse (and/or melt) at a temperature that is lower than temperatures that can adversely impact the circuitry 30 or other temperature sensitive portions of the MEMS device 10.

Other types of bonds can be used. For example, rather than form a silicide bond, a solder-based bond can be used. Use of this type of bond, however, requires additional process steps. In particular, in addition to metalizing at least the cap rim 22 (as discussed above), the MEMS rim 36 also is metalized. Continuing with the above example, in a manner similar to the cap rim 22, the

10

15

20

25

MEMS rim 36 also may be sputter deposited with platinum or other solderable material. Solder then can be applied and cured at relatively low temperatures.

As noted above, the conductive rim 28 illustratively completely encircles the MEMS structure 24 to provide both a hermetic seal and a conductive path between the cap 18 and circuitry 30. In some embodiments, the conductive rim 28 forms a circular ring around the structure 24. In other embodiments, the conductive rim 28 forms some other shape (e.g., oval, rectangular, or an irregular shape) around the MEMS structure 24.

After the silicide bond is formed, the process continues to step 310, in which the bottom portion of the MEMS die 12 (or wafer, as the case may be) is subjected to a thinning process (e.g., backgrinding or etch back processes) that exposes the vias 32. Conductive contacts 34 then can be mounted to the bottom of the vias 32 (step 312), which then can be mounted to corresponding contacts on the top surface of the circuit die 14 (step 314). The wafers then can be diced, thus completing the process. As noted above, after it is fully formed, the resulting MEMS device 10 may be mounted in a package, flip chip mounted on a circuit board (after contacts are formed on one side), or used in any conventional manner.

Accordingly, as shown in figure 2 and discussed above, the cap 18 is electrically connected to the circuit die 14 through the conductive rim 28, corresponding vias 32, and ball contact 34 on the bottom of the MEMS substrate 26. Circuitry 30 on the circuit die 14 can set the potential of the cap 18 to ground or any desired voltage level. Alternatively, the conductive path through the MEMS die 12 to the conductive rim 28 can terminate at an external pin that can be externally grounded or set to any desired potential, such as 0.2 volts.

Figure 4 shows an alternative embodiment of the MEMS device 10.

Rather than have a separate circuit die 14, the MEMS die 12 may include both structure 24 and circuitry 30. In a manner similar to the MEMS die 12 shown in

WO 2005/058749

5

10

15

20

25

figure 2, the MEMS die 12 of this embodiment may be produced in a conventional manner, such as by using surface micromachining or SOI processes.

Figure 5 shows another embodiment in which a "smart cap" is used. In particular, the cap 18 may have circuitry 30 that shares or compliments processing with the circuitry 30 in the MEMS die 12. Instead of, or in addition to, bias potentials, the conductive path between the cap 18 and MEMS die 12 also can transmit data messages. Figure 6 shows yet another embodiment in which two MEMS die 12 are mounted together. It should be noted that components of various of the embodiments shown in figures 1-6 can be combined to form other embodiments. For example, instead of MEMS die 12 with integrated circuitry 30, the circuitry 30 in figure 6 may be located on one or more separate circuit die 14 as in figure 2.

Generally speaking, various embodiments of the invention have a conductive rim 28 that couples two wafers together in a manner that seals an internal area (e.g., having sensitive structure 24) on at least one of the wafers. In addition to (or instead of) other conductive paths, that conductive rim 28 also can be used to electrically communicate at least one of the wafers with some other wafer. Accordingly, unintended potential differences between the cap 18 and MEMS structure 24 should be avoided.

Different materials than those discussed above also may be used.

Moreover, some embodiments are applicable to devices other than MEMS devices. For example, integrated circuits and other types of devices may implement aspects of the invention. Accordingly, discussion of MEMS devices is exemplary and thus, not intended to limit all embodiments of the invention.

Although the above discussion discloses various exemplary embodiments of the invention, it should be apparent that those skilled in the art can make various modifications that will achieve some of the advantages of the invention without departing from the true scope of the invention.

WO 2005/058749

## What is claimed is:

- 1. An apparatus comprising:
  - a first wafer;
- 5 a second wafer; and

a conductive rim between the first and second wafers, the conductive rim electrically and mechanically connecting the first and second wafers, the conductive rim and second wafer at least in part sealing an area on the surface of the first wafer.

10

- 2. The apparatus as defined by claim 1 wherein the conductive rim and second wafer hermetically seal the area on the surface of the first wafer.
- 3. The apparatus as defined by claim 1 wherein the conductive rim comprises a silicide.
  - 4. The apparatus as defined by claim 1 wherein the area on the first wafer includes MEMS structure.
- 5. The apparatus as defined by claim 4 wherein the conductive rim is electrically isolated from the MEMS structure.
  - 6. The apparatus as defined by claim 4 wherein the second wafer includes a cap.

25

7. The apparatus as defined by claim 1 wherein the first wafer includes circuitry capable of delivering a bias voltage to the second wafer via the conductive rim.

15

20

- 8. The apparatus as defined by claim 7 wherein the circuitry has a maximum temperature to which it can be exposed, the conductive rim being produced from a material that interdiffuses or melts at a temperature that is less than the maximum temperature to which the circuitry can be exposed.
- 9. The apparatus as defined by claim 1 wherein at least one of the first wafer and the second wafer comprises a silicon based material.
- 10. The apparatus as defined by claim 1 wherein at least one of the first wafer and the second wafer is comprised of polysilicon, single crystal silicon, or silicon germanium.
  - 11. A MEMS device comprising:
    - a first wafer;
    - a second wafer; and

conductive and sealing means between the first and second wafers, the conductive and sealing means electrically and mechanically connecting the first and second wafers, the second wafer and the conductive and sealing means at least in part sealing an area on the surface of the first wafer.

- 12. The MEMS device as defined by claim 11 wherein the conductive and sealing means includes a silicide bond between the first and second wafers.
- 25 13. The MEMS device as defined by claim 11 further including means for applying a bias voltage to the second wafer through the conductive and sealing means, the applying means being on the first wafer.

WO 2005/058749

PCT/US2004/041549

13

14. A method of forming a MEMS device, the method comprising:

placing rim material between a first wafer and a second wafer to form an intermediate apparatus, the rim material forming a closed loop defining an area on the first wafer;

applying pressure to the intermediate apparatus; and heating the intermediate apparatus,

after heating and applying pressure, the rim material cooperating with the first and second wafers to seal the area on the first wafer and electrically connect the first and second wafers.

10

5

- 15. The method as defined by claim 14 wherein the second wafer is substantially parallel with the first wafer.
- 16. The method as defined by claim 14 wherein the rim material cooperates with the first and second wafers by integrating with the first and second wafers to form a composite material comprising the rim material.
  - 17. The method as defined by claim 14 wherein the rim material diffuses into the first and second wafers to form a silicide material.


20

25

- 18. The method as defined by claim 14 further comprising: forming MEMS structure within the area on the first wafer.
- 19. The method as defined by claim 14 further comprising forming circuitry on the first wafer capable of applying a bias voltage to the second wafer through the rim material.
  - 20. A MEMS device formed by the method defined by claim 14.


WO 2005/058749 PCT/US2004/041549

1/6




**FIG.** 1

2/6



WO 2005/058749 PCT/US2004/041549

3/6



**FIG.** 3

4/6





FIG. 4



6/6




FIG. 6

nal Application No

PC r/US2004/041549 A. CLASSIFICATION OF SUBJECT MATTER IPC 7 B81B7/00 B81E B81B7/02 According to International Patent Classification (IPC) or to both national classification and IPC B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC 7 B81B Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, INSPEC, WPI Data C. DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. X EP 1 219 565 A (STMICROELECTRONICS S.R.L) 1 - 203 July 2002 (2512) figures 1-3,10-16 paragraphs '0016!, '0053! '0019!, X WO 02/093122 A (ROBERT BOSCH GMBH; 1,2,4, RUDHARD, JOACHIM; HEYERS, KLAUS) 9-11,1321 November 2002 (2002-11-21) figure 1 page 11, line 26 - page 12, line 22 1 - 20Α US 6 118 181 A (MERCHANT ET AL) 12 September 2000 (2000-09-12) the whole document -/--Further documents are listed in the continuation of box C. Patent family members are listed in annex. ° Special categories of cited documents: "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report 4 March 2005 14/03/2005 Authorized officer Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,

Götz, A

Fax: (+31-70) 340-3016

		PU1/US2004/041549							
C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT									
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.							
A	EP 1 296 374 A (STMICROELECTRONICS S.R.L; HEWLETT PACKARD COMPANY) 26 March 2003 (2003-03-26) figures 1-3 paragraphs '0015!, '0018!, '0025!	1-20							
A	WOLFFENBUTTEL R F: "Low-temperature intermediate Au-Si wafer bonding; eutectic or silicide bond" SENSORS AND ACTUATORS A, ELSEVIER SEQUOIA S.A., LAUSANNE, CH, vol. 62, no. 1-3, July 1997 (1997-07), pages 680-686, XP004119709 ISSN: 0924-4247 the whole document	1-20							
Α	WO 01/56921 A (RAYTHEON COMPANY) 9 August 2001 (2001-08-09) figures 1-14	1–20							
Α	US 5 929 497 A (CHAVAN ET AL) 27 July 1999 (1999-07-27) column 5, lines 3-11; figure 17	1-20							
A	CHAVAN A V ET AL: "A monolithic fully-integrated vacuum-sealed CMOS pressure sensor"  IEEE 13TH ANNUAL INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, MIYAZAKI, JAPAN, 23-27 JAN. 2000, 2000, pages 341-346, XP010377150 PISCATAWAY, NJ, USA figure 2	1-20							

Inte onal Application No
PC 1/US2004/041549

		10.7 00200 17 042043			
Patent document cited in search report	Publication date	Patent family member(s)		Publication date	
EP 1219565 A	03-07-2002	EP 121956 US 200212558		03-07-2002 12-09-2002	
WO 02093122 A	21-11-2002	DE 10123039 WO 02093123 EP 1389303 JP 200453172 US 200423250	2 A2 7 A2 7 T	21-11-2002 21-11-2002 18-02-2004 14-10-2004 25-11-2004	
US 6118181 A	12-09-2000	NONE			
EP 1296374 A	26-03-2003	EP 129637 US 200310918		26-03-2003 12-06-2003	
WO 0156921 A	09-08-2001	US 652147 US 6479321 AU 347500 EP 127242: JP 200353147 WO 015692 US 2002000644	D B1 1 A 2 A2 5 T 1 A2	18-02-2003 12-11-2002 14-08-2001 08-01-2003 21-10-2003 09-08-2001 03-01-2002	
US 5929497 A	27-07-1999	NONE			

Inte nal Application No PCT7 US2004/041549

		,				
	Publication date	n Patent family member(s)			Publication date	
A	03-07-2002	EP US			03-07-2002 12-09-2002	
A	21-11-2002	DE WO EP JP US	02093122 1389307 2004531727	A2 A2 T	21-11-2002 21-11-2002 18-02-2004 14-10-2004 25-11-2004	
Α	12-09-2000	NONE				
A	26-03-2003	EP US			26-03-2003 12-06-2003	
A	09-08-2001	US US AU EP JP WO US	6479320 3475001 1272422 2003531475 0156921	B1 A A2 T A2	18-02-2003 12-11-2002 14-08-2001 08-01-2003 21-10-2003 09-08-2001 03-01-2002	
Α	27-07-1999	NONE				
	A A A	A 03-07-2002  A 21-11-2002  A 12-09-2000  A 26-03-2003  A 09-08-2001	A 03-07-2002 EP US  A 21-11-2002 DE WO EP JP US  A 12-09-2000 NONE  A 26-03-2003 EP US  A 09-08-2001 US US AU EP JP WO US	A 03-07-2002 EP 1219565 US 2002125582  A 21-11-2002 DE 10123039 W0 02093122 EP 1389307 JP 2004531727 US 2004232500  A 12-09-2000 NONE  A 26-03-2003 EP 1296374 US 2003109183  A 09-08-2001 US 6521477 US 6479320 AU 3475001 EP 1272422 JP 2003531475 W0 0156921 US 2002000646	A 03-07-2002 EP 1219565 A1 US 2002125582 A1  A 21-11-2002 DE 10123039 A1 WO 02093122 A2 EP 1389307 A2 JP 2004531727 T US 2004232500 A1  A 12-09-2000 NONE  A 26-03-2003 EP 1296374 A1 US 2003109183 A1  A 09-08-2001 US 6521477 B1 US 6479320 B1 AU 3475001 A EP 1272422 A2 JP 2003531475 T WO 0156921 A2 US 2002000646 A1	