(54) Title: ELECTRONIC DEVICE WITH STRESS RELIEF ELEMENT

(57) Abstract: The present invention relates to an electronic device whose component body contains a substrate and circuit elements placed on the substrate. An example embodiment contains at least one stress relief element (4), a substrate (1) with an upper surface and side walls at least one circuit element (2) located on said substrate (1) and at least one passivation layer (3) placed on said substrate (1), whereby said isolating layer (3) covers said at least one circuit element (2) and/or said substrate (1) and contains a top surface, at least one outer side surface which is located towards a side wall of said substrate and at least one outer edge, which is formed by said top surface and said at least one outer side surface, wherein the at least one stress relief element (4) is made out of a ductile material. On the passivation layer (3), the ductile material contacts the upper surface of the substrate (1).

Declarations under Rule 4.17:
— as to the applicant’s entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for all designations

Published:
— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.
ELECTRONIC DEVICE WITH STRESS RELIEF ELEMENT

The present invention relates to an electronic device whose component body contains a substrate and circuit elements placed on said substrate.

Electronic devices, e.g. semiconductor chips, who comprise a substrate and circuit elements placed on said substrate usually need to be protected, amongst other things against moisture. This is usually achieved by covering these devices with one or more passivation and/or isolating layers, which can be made e.g. out of silicon dioxide or silicon nitride. Finally the electronic device is covered with a covering member, which is in most applications made out of a synthetic resin.

However, the thermal expansion of the covering member is usually up to a factor of 10 different to that of the substrate. Therefore, due to temperature changes e.g. during the operation of the electronic device, there is the danger of introducing lateral stress into the electronic device. This lateral stress is, however, to be avoided, since it may cause malfunction or even destruction of the electronic device. There is even the danger, that lateral stress may cause cracks or disruptions in the electronic device. These cracks or disruptions may then prolong and extend themselves along the electronic device, thus causing malfunction of the electronic device due to:

- short circuits (by material that can impinge via these cracks into the electronic device) and/or
- introduction of moisture and contaminants or impurities.

The WO 02/09179 A1 of Cutter, which is hereby fully incorporated by reference, disclosed a resin sealed semiconductor device with stress-reducing layer. According to the WO 02/09179, thermal cycling can lead to damaging stress at the upper surface of a semiconductor device chip encapsulated in synthetic resin material, particularly in the case of power devices that include an IC. The WO 02/09179 provides a thick ductile layer pattern of, for example, aluminium over most of the top surface of the insulating over-layer of the chip. Electrically-isolated parts of this ductile covering are individually connected to respective underlying conductive areas so as to reduce charging effects across the insulating over-layer. A sufficient spacing Z1 is present between these isolated parts to avoid short circuits as a result of deformation by shearing and smearing during thermal cycling of the device. The ductile metal layer pattern reduces stress between the insulating material and the plastic material, but it can be both easily and cheaply applied in device manufacture before dividing the wafer into individual chips.
The WO 02/097868 to Schnitt and Fock, which is hereby fully incorporated by reference, discloses an integrated circuit whose component body contains a substrate, circuit elements, interconnection elements, a passivation layer and a fringe segment of a ductile material, wherein the base surface of the component body is formed essentially by the substrate, the cover surface of the component body is formed essentially by the passivation layer and the fringe segment, and the side walls of the component body are formed by the substrate and the fringe segment.

However, this prior art is not able to solve the problem addressed in the present invention.

It is therefore an objective of the present invention to provide a stress relief element which is capable of overcoming the above-mentioned drawbacks and able to reduce essentially, if not totally, lateral stress in an electronic device as described.

This objective is solved by an electronic device as taught by claim 1 of the present invention. Accordingly, an electronic device is provided whose component body contains at least one stress relief element, a substrate with an upper surface and side walls, at least one circuit element located on said substrate and at least one passivation and/or isolating layer placed on said substrate, whereby said isolating layer covers said at least one circuit element and/or said substrate and contains

- a top surface,

- at least one outer side surface which is located towards a side wall of said substrate and

- at least one outer edge, which is formed by said top surface and said at least one outer side surface,

characterized in that the at least one stress relief element is made out of a ductile material and simultaneously

a) covers the top surface of said passivation and/or isolating layer; and

b) overlaps said outer edge of said passivation and/or isolating layer; and

c) extends along said outer side surface of said passivation and/or isolating layer;

and

d1) contacts the upper surface of the substrate or
d2) forms a bridge with at least one circuit element in that way that the stress relief element is linked with the upper surface of the substrate via at least one circuit element
“Forming a bridge” in the sense of the present invention means in particular that a part of the stress relief element covers at least one circuit element resulting in a mechanical and electrical interconnection via this circuit element between the substrate and the stress relief element.

The inventors have studied the problems and dangers concerning lateral stress in electronic devices such as semiconductor chips and integrated circuits and have found the following features for a stress relief element to be essential:

a) The stress relief element must be made out of a ductile material, since only ductile materials are able to actually reduce lateral stress in electronic devices as described above. In case that forces are conducted on the electronic device, e.g. due to temperature changes, these forces are absorbed by the ductile material, which is then partially deformed. The other components of the electronic device remain unchanged.

b) The stress relief element must cover the top surface of said passivation and/or isolating layer, overlap said outer edge of said passivation and/or isolating layer, extend along said outer side surface of said passivation and/or isolating layer; and either contact the upper surface of the substrate or form a bridge with at least one circuit element in that way that the stress relief element is linked with the upper surface of the substrate via at least one circuit element. By doing so, the passivation and/or isolating layer, which is in a sense “protected” by the stress relief element, is prohibited from cracking, which may otherwise occur due to its rather high rigidity as compared to the stress relief element. Therefore, lateral forces are kept from entering the electronic device and cracks or disruptions are prohibited.

According to a preferred embodiment of the present invention, the at least one stress relief element is formed as a sealing ring. A sealing ring in the sense of the present invention means in particular, that the stress relief element extends itself along at least two, preferably three or four side walls of the substrate, thus forming a ring-like structure. By doing so, a protection of the elements inside the sealing ring can be effectively achieved.

According to a preferred embodiment of the present invention, the bridge formed by said stress relief element and at least one circuit member extends itself along said outer side surface of said passivation and/or isolating layer. By doing so, the introduction of lateral forces is prohibited more effectively.

According to a preferred embodiment of the present invention, said stress relief element covers the top surface of said passivation and/or isolating layer, and/or overlaps
said outer edge of said passivation and/or isolating layer and/or extends along said outer side surface of said passivation and/or isolating layer in an amount of ≥70%, preferably ≥80% and ≤90%. Thus the protection of the passivation and/or isolating layer is furthermore enhanced.

According to a preferred embodiment of the present invention, the passivation and/or isolating layer is the passivation and/or isolating layer which is located closest to at least one side wall of said substrate. By doing so, nearly all passivation and/or isolating layers which are located on the substrate are effectively protected.

According to a preferred embodiment of the present invention, the electronic device has at least one stress relief element locally and/or electrically isolated from said first stress relief element. By doing so, also the elements located furthermore inside the electronic element can be protected and addressed separately. In a furthermore preferred embodiment, the various stress relief elements may serve as electrical component, e.g. as Bond pads.

According to a preferred embodiment of the present invention, the material of said stress relief element is selected out of a group consisting essentially of aluminium, aluminium alloys, preferably with Si and/or Cu, Copper, Lead, Silver, Gold or mixtures thereof. These materials have proven themselves to be most suitable.

According to a preferred embodiment of the present invention, the tensile strength of said passivation and/or isolating layer is higher than the tensile strength of said stress relief element. If the stress relief element has a lower tensile strength than the passivation and/or isolating layer, it will effectively protect the passivation and/or isolating layer from cracking or disrupting.

According to a preferred embodiment of the present invention, the tensile strength of said passivation and/or isolating layer (3) is ≥1 x 10⁸ and ≤ 1 x 10⁹ Pa. Furthermore, according to a preferred embodiment of the present invention, the tensile strength of said stress relief element (4) is ≥ 1 x 10⁷ and ≤ 1 x 10⁸ Pa. Materials with such tensile strengths have proven themselves to be most suitable to be used within the present invention.

The present invention as described above has the following advantages over the state of the art:

- Since a greater part of the surface of the substrate may be used, the electronic device has a higher potential per size and allows a wider range of applications per given surface area
- The invention as described does not require additional coating technologies such as wafer-coating or chip coating. Instead, usual metal deposition technique may be used, thus allowing greater degrees of freedom for the fabrication of the electronic device.

- The invention as described allows a greater range of plastic materials to be used as isolation and/or passivation materials.

The aforementioned components, as well as the claimed components and the components to be used in accordance with the invention in the described embodiments, are not subject to any special exceptions with respect to their size, shape, material selection and technical concept such that the selection criteria known in the pertinent field can be applied without limitations.

Additional details, characteristics and advantages of the object of the invention are disclosed in the subclaims and the following description of the respective figures—which in an exemplary fashion—show preferred embodiments of the electronic device according to the present invention.

Fig. 1 shows a schematic plan view of an electronic device according to one first embodiment of the present invention.

Fig. 2 shows a cross-sectional view along line A in Fig. 1.

Fig. 2a shows a detailed view of the passivation and/or isolating layer of Fig. 2.

Fig. 3 shows a cross-sectional view of an electronic device according to a second embodiment of the present invention.

Fig. 4 shows a cross-sectional view of an electronic device according to a third embodiment of the present invention.

Fig. 5 shows a cross-sectional view of an electronic device according to a fourth embodiment of the present invention.

Fig. 6 shows a schematic plan view of an electronic device according to a fifth embodiment of the present invention, and

Fig. 7 shows a cross-sectional view along line A in Fig. 6.

Fig. 8 shows a schematic plan view of an electronic device according to a sixth embodiment of the present invention, and

Fig. 9 shows a cross-sectional view along line A in Fig. 8.
Fig. 1 shows a schematic plan view of an electronic device according to one first embodiment of the present invention, Fig. 2 shows a cross-sectional view along line A. Fig. 2a shows a detailed view of the passivation and/or isolating layer of Fig. 2.

As can be seen from Fig. 1 and 2, three circuit elements 2 are located on the substrate 1 of the electronic device, covered by one passivation and/or isolating layer 3. This passivation and/or isolating layer contains a top surface 30, a outer side surface 40 and an outer edge 35 in between. As can be seen from Fig. 2, the stress relief element 4 covers the outer side surface 30, overlaps the outer edge 35, extends itself along the outer side surface 40 and contacts the upper surface of the substrate 1.

Figs. 3, 4 and 5 show cross-sectional views of an electronic device according to a second third and fourth embodiment of the present invention. In the second embodiment as shown in Fig. 3, the stress relief element 4 forms a bridge with one circuit element 2 so as to link the stress relief element with the upper surface of the substrate 1 via this circuit element 2. This is also an effective way to prohibit the introduction of lateral stress into the electronic device, particularly to the passivation and/or isolating layer 3.

In the embodiments according to Figs. 4 and 5, there are several stress relief elements 4, 4A present, of which the stress relief elements 4A serve as additional stress relief elements to the inventive stress relief elements 4 and are locally and electrically isolated from each other. By doing so, the several circuit elements 2A, 2B and 2C can be addressed separately from each other.

Fig. 6 shows a schematic plan view of an electronic device according to a forth embodiment of the present invention, and Fig. 7 shows a cross-sectional view along line A in Fig. 6. As can be seen from Fig. 7, it is not necessary for the passivation and/or isolating layer 3 to be covered totally by the stress relief element 4. For the prevention of introduction of lateral stress it may also be sufficient if the side of the passivation and/or isolating layer 3 which is located towards the inner area of the surface is uncovered.

Fig. 8 shows a schematic plan view of an electronic device according to a sixth embodiment of the present invention, and Fig. 9 shows a cross-sectional view along line A in Fig. 8. As can be seen from Fig. 8, the stress relief element 4 is formed as a sealing ring, which extents itself along all four sides of the surface 1. However, it may be sufficient for some applications, if the stress relief element 4 extends itself only along three or even only two sides of the surface and nevertheless form out a kind of ring-like structure. The stress
relief element 4 has certain gaps or openings, through which some of the circuit elements
20B may be addressed.

It should be noted, that in this embodiment, the circuit elements 20 are simply metal
layers, whereas in the embodiments as shown in Figs. 1 to 7 the circuit elements 2 may also
be more complex. However, all kinds of circuit elements known in the field may be used
within the present invention.

Inside the first stress relief element 4, there is a second stress relief element 4A
isolated from the first one 4. This second stress relief element may also be addressed
separately from the first one 4.

As can be seen from Fig 9, the stress relief element 4 covers the passivation and/or
isolating layer 3, thereby preventing lateral stress or forces to enter the inner area of the
electronic device. However, it should be noted that in this embodiment there are two further
passivation and/or isolating layers 3a which surround a circuit element 20C. For the present
invention it is in some applications not necessary to cover the passivation and/or isolating
layer which is located next to the surface side walls. Depending on the nature of the
application and the topology of the electronic device, it maybe sufficient for the prevention
of lateral stress into the electronic device and especially for the prevention of short circuits,
if only certain isolating and/or passivating layers, in this case the isolating and/or
passivating layer 3 is covered. Further isolating and/or passivating layers 3a may be exposed
to the outside without deterioration or malfunction of the electronic device.
CLAIMS

What is claimed is:

1. An electronic device whose component body contains at least one stress relief element (4), a substrate (1) with an upper surface and side walls, at least one circuit element (2) located on said substrate (1) and at least one passivation and/or isolating layer (3) placed on said substrate (1), whereby said isolating layer (3) covers said at least one circuit element (2) and/or said substrate (1) and contains a top surface, at least one outer side surface which is located towards a side wall of said substrate and at least one outer edge, which is formed by said top surface and said at least one outer side surface, characterized in that the at least one stress relief element (4) is made out of a ductile material and simultaneously covers the top surface of said passivation and/or isolating layer (3); and overlaps said outer edge of said passivation and/or isolating layer (3); and extends along said outer side surface of said passivation and/or isolating layer (3); and d1) contacts the upper surface of the substrate (1) or d2) forms a bridge with at least one circuit element (2) in that way that the stress relief element is linked with the upper surface of the substrate (1) via at least one circuit element (2)

2. An electronic device according to claim 1, whereby said at least one stress relief element (4) is formed as a sealing ring, preferably in that way that it extends itself along at least two, preferably three or four side walls of the substrate, thus forming a ring-like structure.

3. An electronic device according to claim 1 or 2, whereby said bridge formed by said stress relief element (4) and at least one circuit member (2) extends itself along said outer side surface of said passivation and/or isolating layer (3)

4. An electronic device according to any one of claims 1 to 3, whereby said stress relief element (4) covers the top surface of said passivation and/or isolating layer (3), and/or overlaps said outer edge of said passivation and/or isolating layer (3) and/or extends along said outer side surface of said passivation and/or isolating layer (3) in an amount of ≥70%, preferably ≥80% and ≤90%.

5. An electronic device according to any one of claims 1 to 4, whereby said passivation and/or isolating layer (3) is the passivation and/or isolating layer (3) which is located closest to at least one side wall of said substrate (1).
6. An electronic device according to any one of claims 1 to 4, furthermore having at least one stress relief element (4A) locally and/or electrically isolated from said first stress relief element (4).

7. An electronic device according to any one of claims 1 to 4, whereby the material of said stress relief element (4) is selected out of a group consisting essentially of aluminium, aluminium alloys, preferably with Si and/or Cu, Copper, Lead, Silver, Gold or mixtures thereof.

8. An electronic device according to any one of claims 1 to 6, whereby the tensile strength of said passivation and/or isolating layer (3) is higher than the tensile strength of said stress relief element (4).

9. An electronic device according to any one of claim 8, whereby the tensile strength of said passivation and/or isolating layer (3) is $\geq 1 \times 10^8$ and $\leq 1 \times 10^9$ Pa.

10. An electronic device according to any one of claim 8, whereby the tensile strength of said stress relief element (4) is $\geq 1 \times 10^7$ and $\leq 1 \times 10^8$ Pa.
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 HOIL23/00 HOIL23/532

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 HOIL

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic database consulted during the international search (name of database and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>EP 0 856 887 A (STMICROELECTRONICS S.R.L) 5 August 1998 (1998-08-05) abstract; figures 1-6 column 1, line 51 - column 2, line 3 column 3, line 30 - column 4, line 7 column 8, line 50 - line 58 claim 1</td>
<td>1-3, 6, 7</td>
</tr>
<tr>
<td>X</td>
<td>WO 02/097868 A (KONINKLIJKE PHILIPS ELECTRONICS N.V; PHILIPS CORPORATE INTELLECTUAL PR) 5 December 2002 (2002-12-05) abstract; figures 1,2 page 3, line 8 - page 6, line 24 claims 1, 2, 4, 6</td>
<td>1, 2</td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of box C.

X Patent family members are listed in annex.

* Special categories of cited documents:
  "A" document defining the general state of the art which is not considered to be of particular relevance
  "E" earlier document but published on or after the international filing date
  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
  "O" document referring to an oral disclose, use, exhibition or other means
  "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"*" document of the same patent family

Date of the actual completion of the international search

14 June 2005

Date of mailing of the international search report

22/06/2005

Name and mailing address of the ISA

European Patent Office, P.B. 5816 Patentlaan 2 NL - 5207 A32 Rijswijk Tel. (+31-70) 942-0040, Tx. 31 651 epo nl, Fax (+31-70) 942-3016

Authorized officer

Favre, P
<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>EP 0 407 133 A (KABUSHIKI KAISHA TOSHIBA) 9 January 1991 (1991-01-09) abstract; figures 26a-26e page 20, line 20 - page 21, line 2 claim 1</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>US 2003/098501 A1 (LEE JAE SUK ET AL) 29 May 2003 (2003-05-29) abstract; figure 1C</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>US 6 468 845 B1 (NAKAJIMA TAKASHI ET AL) 22 October 2002 (2002-10-22) abstract; figure 13 column 2, line 55 - column 8, line 4</td>
<td>1</td>
</tr>
<tr>
<td>Patent document cited in search report</td>
<td>Publication date</td>
<td>Patent family member(s)</td>
</tr>
<tr>
<td>--------------------------------------</td>
<td>-----------------</td>
<td>-------------------------</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DE 69728852 D1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 10284481 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 5969408 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 6022762 A</td>
</tr>
<tr>
<td>WO 02097868 A</td>
<td>05-12-2002</td>
<td>DE 10126955 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CN 1529909 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 1428244 A2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WO 02097868 A2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 2004533119 T</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2004150072 A1</td>
</tr>
<tr>
<td>EP 0407133 A</td>
<td>09-01-1991</td>
<td>DE 69034174 D1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 0865083 A2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 0895288 A2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>KR 9504589 B1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>KR 9504590 B1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 5187561 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 5498909 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 2003297824 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 6118140 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 5683515 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 200302264 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 6244136 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 2001217203 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>KR 130738 B1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>KR 216889 B1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 5444302 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 6346731 B1</td>
</tr>
</tbody>
</table>