

LOW-VOLTAGE COMPARATOR- BASED SWITCHED-CAPACITOR NETWORKS

FIELD OF THE INVENTION

The present invention relates generally to switched-capacitor circuits and, more particularly, to low-voltage switched-capacitor circuits for comparator-based integrated circuits.

BACKGROUND OF THE INVENTION

Modern scaled complementary metal-oxide semiconductor (CMOS) processes are typically optimized for digital circuits. Process advancements such as lower voltage power supplies and shorter gate lengths result in low power, high-speed digital circuits, but can also result in higher power, low performance analog circuits. Lower output resistance, reduced power supply voltage, increased threshold variation and gate leakage present design challenges for analog and mixed signal systems.

The design of high-gain operational amplifiers (hereinafter op-amps) is one example of a design challenge resulting from the continued scaling of CMOS processes. High gain op-amps are critical components of many analog and mixed-signal circuits, and are especially important in switched-capacitor implementations of analog circuits including integrators, filters and other applications including analog-to-digital converters. As gate length decreases, the intrinsic gain per unit current of a device also decreases. Although a smaller gate length increases the transconductance g_m , the reduction in the output resistance r_0 dominates. Moreover, it is not practical to maintain an acceptable intrinsic gain per unit current by using longer devices in a scaled implementation, especially when increased frequency capability is required. In addition, the output resistance of modern scaled devices is not linearly proportional to gate length; increasing the gate length does not significantly increase the output resistance of the device.

Scaled processes generally utilize lower voltages to prevent gate oxide damage or device breakdown during operation. To achieve satisfactory gain in an amplifier designed in a scaled process, it is often necessary to utilize a cascode topology; however, a cascode

topology using a reduced supply voltage generally results in a substantially reduced voltage swing. Modern low-voltage scaled processes result in inherently less gain and voltage swing than older processes, consequently widely used analog design styles such as switched-capacitor networks need to be modified to compensate for these effects. Switched-capacitor circuits demand high performance from op-amps included in the circuits. In a highly scaled CMOS process it is generally difficult to achieve the required op-amp performance.

SUMMARY OF THE INVENTION

The present invention addresses the design challenges associated with the use of high-gain op-amps within switched-capacitor circuits, by incorporating a comparator-based architecture in place of the high-gain op-amps. The comparator-based switched-capacitor circuits can be combined with low-voltage techniques to enable operation at supply levels approaching a single transistor gate threshold voltage.

In one aspect, the invention features a switched-capacitor network for performing an analog circuit function. The circuit includes a switched-capacitor network having an input terminal to receive an input voltage and multiple switches, each switch has a respective threshold voltage. Each switch is in communication with one of a high-limit voltage, a low-limit voltage, and electrical ground. The circuit also includes a comparator having an output terminal, a first input terminal, and a second input terminal. The first input terminal is in communication with the switched-capacitor network and is configured to receive a node voltage from the switched-capacitor network during a first phase for sampling the input voltage. The second input terminal is configured to receive one of a high-limit voltage and a low-limit voltage. The circuit also includes a voltage-offset network in communication with the first input terminal. The voltage-offset network provides a voltage shift at the first input terminal, setting an input reference level at a mid-level voltage with respect to the high-limit and low-limit voltages. Also included in the circuit is a controllable current source coupled between the output terminal and one of the high-limit and low-limit voltages. The controllable current source has a control input coupled to the output terminal of the comparator. A current is supplied by the controllable current source during a second phase, sweeping the output voltage toward the other one of the high-limit and low-limit voltages.

In another aspect, the invention features a method for performing an analog circuit function in a circuit that includes a comparator in communication with a switched-capacitance network. An input voltage is sampled by the switched-capacitance network during a first phase. The switched-capacitance network includes multiple switches each
5 having a respective threshold voltage and in communication with one of a high-limit voltage, a low-limit voltage, and electrical ground. A voltage present at a node within the switched-capacitance network is applied to a first comparator input terminal. One of the high-limit voltage and the low-limit voltage is applied to a second comparator input terminal, and a voltage shift is applied to the first comparator input terminal. The applied voltage shift sets
10 an input reference level at a mid-level voltage with respect to the high-limit voltage and the low-limit voltage.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and further advantages of this invention may be better understood by referring to the following description in conjunction with the accompanying drawings, in
15 which like numerals indicate like structural elements and features in the various figures. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention.

FIG. 1 is a circuit diagram of a conventional switched-capacitor integrator.

FIG. 2A is a circuit diagram of an embodiment of a comparator-based switched-
20 capacitor network in accordance with the present invention.

FIG. 2B is a circuit diagram of an alternative embodiment of the comparator-based switched-capacitor network shown in FIG. 2A.

FIG. 3 is an exemplary timing diagram showing non-overlapping clock signals used to control the switches in the circuit of FIG. 2.

FIG. 4A is a circuit diagram depicting the effective circuit of FIG. 2 during a
25 sampling phase.

FIG. 4B is a circuit diagram depicting the effective circuit of FIG. 2 during a reset phase.

FIG. 4C is a circuit diagram depicting the effective circuit of FIG. 2 during an evaluation phase.

FIG. 5 is a graphical representation of the output voltage as a function of time for the circuit of FIG. 2.

5 FIG. 6 is a more detailed circuit diagram of an embodiment of a multi-stage comparator-based switched-capacitor network in accordance with the present invention.

FIG. 7 is a circuit diagram of an embodiment of a differential comparator-based switched-capacitor network in accordance with the present invention.

10 FIG. 8 is a circuit diagram of an embodiment of an optional common-mode feedback network that can be applied to the differential circuit of FIG. 7 in accordance with the present invention.

DETAILED DESCRIPTION

In brief overview, the present invention relates to a comparator-based switched-capacitor network for performing an analog circuit function under low-voltage conditions.

15 The circuit includes a switched-capacitor network, a comparator, and a voltage-offset network. Other techniques are used to enable operation at low voltages. For example, in a CMOS implementation, individual switches of the switched-capacitor network are implemented as PMOS or NMOS-only transistors. Each switch is coupled to one of three reference values: a high-limit voltage, a low-limit voltage, or an electrical ground potential.

20 The use of any series-connected switches that are not coupled to one of these reference values is avoided. The high-limit and low-limit voltages are close to power supply rail voltages. This leaves some headroom to avoid inadvertently turning on any of the switches or forward biasing any junction due to an overshoot condition.

25 An input voltage is sampled by the switched-capacitor network during a first phase. A node voltage of the switched-capacitor network reflective of the sampled input voltage is applied to a first input terminal of the comparator. A second comparator input terminal providing a reference level is coupled to the low-limit voltage. The voltage-offset network provides a voltage shift at the first input terminal setting an input reference level at a mid-level voltage with respect to the high-limit and low-limit voltages. The voltage shift enables

the first terminal to receive full-swing voltages when the high-limit voltage is less than twice the threshold voltage.

A second switched-capacitor network is connected between the first comparator input terminal and circuit output terminal, providing a circuit output voltage thereon. A reset circuit temporarily pulls the output voltage to one of the high-limit and low-limit voltages during a reset phase. A controllable current source is coupled to the circuit output terminal with its control input coupled to the comparator output terminal. The current source transfers charge from the second switched-capacitor network, driving the output voltage towards an opposite one of the limiting voltages during a second phase. The resulting charge transfer also alters the potential at the first comparator input terminal through the second switched capacitor network. At a “correct” value, the comparator output changes state causing the current source to turn off. After the current source is turned off, the output voltage remains substantially constant until at least the conclusion of the second phase. The resulting output voltage level generally depends upon charge previously stored within the second switched capacitor network, the sampled input voltage, and component values.

The resulting circuit can be implemented as an integrator and used as a basic building block for a variety of analog and mixed-signal circuit applications, including filters and analog-digital converters.

A conventional switched-capacitor integrator 10 is shown in FIG. 1. The integrator 10 includes an op-amp 12 having an output terminal 18, a non-inverting input terminal 14, and an inverting input terminal 16. The op-amp’s output terminal 18 is coupled to a circuit output terminal 20. A feedback capacitor C_{int1} is coupled between the output terminal 18 and the inverting input terminal 14. The non-inverting input terminal 16 is coupled to a ground reference potential. A switched-capacitor network 22 is coupled between the inverting terminal 14 and a circuit input terminal 24.

The switched-capacitor network 22 includes an input capacitor C_{IN1} coupled at a first terminal to the input terminal 24 through a first series-connected switch S_{11} and at a second terminal to the inverting terminal 14 through a second series-connected switch S_{14} . A first shunt-connected switch S_{12} is connected between the first terminal of the input capacitor C_{IN1} and electrical ground. A second shunt-connected switch S_{13} is similarly connected between

the second terminal of the input capacitor C_{IN1} and electrical ground. A reference node V_{X1} is defined at the interconnection of the second terminal of the input capacitor C_{IN1} , the second shunt-connected switch S_{13} and the second series-connected switch S_{14} .

Circuit operation is controlled by two non-overlapping clock phases: an input, or a sampling phase ϕ_1 and an evaluation phase ϕ_2 . The clock phases are used to control the switches S_{11} , S_{12} , S_{13} , S_{14} between on and off (i.e., short-circuited and open-circuited) states. Different sets of clock phases applied to the switches result in different integrator transfer functions. As one example, a clock phasing that results in stray-insensitive inverting integration is now described. Each of the switches S_{11} , S_{12} , S_{13} , S_{14} is marked with a respective one of the two phases ϕ_1 , ϕ_2 , indicating which of the phases is used to control the switch. In particular, during the sampling phase ϕ_1 , the first series connected switch S_{11} and the second shunt-connected switch S_{13} are closed; whereas, the second series-connected switch S_{14} and the first shunt-connected switch S_{12} are opened. In this configuration, the input voltage V_{IN1} is applied to the first terminal of the input capacitor C_{IN1} , depositing a charge onto the input capacitor C_{IN1} resulting in a sampling of input signal V_{IN} onto the input capacitor C_{IN1} .

During the evaluation phase ϕ_2 , the first series-connected switch S_{11} and the second shunt-connected switch S_{13} are opened; whereas, the second series-connected switch S_{14} and the first shunt-connected switch S_{12} are closed. In this configuration, at least a portion of the charge stored on the input capacitor C_{IN1} results in a node voltage V_X , that disturbs the virtual ground condition when coupled to the inverting terminal 14. The inverting terminal 14 can also be referred to as a virtual ground terminal 14 in that it resides at the same potential as the non-inverting terminal 16 (i.e., ground) under steady-state conditions. In this configuration, the op-amp 12 is also connected in a negative feedback topology, with its output terminal 18 connected to the virtual ground terminal 14 through the feedback capacitor C_{int1} . Through such a connection the output of the op-amp 12 drives the voltage at its inverting input terminal 14 until it equals the voltage at its non-inverting input terminal 16 in steady-state. In this manner, the op-amp forces the virtual ground node V_{X1} to a virtual ground potential during the second phase ϕ_2 , thereby redistributing charge between the input capacitor C_{IN1} and the feedback capacitor C_{int1} .

Through the principle of charge conservation, charge originally stored on the input capacitor C_{IN1} has effectively been moved to the feedback, or integrating capacitor C_{int1} , resulting in a change in output voltage ΔV_{OUT1} at the circuit output terminal 20 as described in Equation 1.

$$\Delta V_{OUT1} = V_{IN1} * [C_{IN1}/C_{int1}] \quad (1)$$

Because the change in output voltage ΔV_{OUT1} is proportional to the input voltage V_{IN1} , this circuit 10 functions as an integrator. Note that the op-amp 12 in this switched-capacitor system 10 consumes static power to maintain the virtual ground node voltage at all times.

All switches S_{11} , S_{12} , S_{13} , and S_{14} are connected either to electrical ground or virtual ground with the exception of the input series switch S_{11} . For low-voltage conditions in which the supply voltage (V_{DD}) approaches a transistor threshold voltage, a CMOS transmission gate configuration of the series switch S_{11} would be unable pass mid-level voltages. Such a series switch S_{11} coupled to the input terminal 24 therefore limits the useful input voltage range under low-voltage conditions. Unable to pass mid-level voltages, the circuit 10 is unable to accommodate full-swing input voltage V_{IN1} without distortion.

An approach referred to as a “switched-op-amp technique” uses circuit topologies that avoid problems associated with passing full-swing voltage signals through series connected switches. In switched-op-amp topologies, each of the switches S_{11} , S_{12} , S_{13} , and S_{14} operates under a respective constant voltage level near a power supply rail voltage (e.g., V_{DD} , V_{SS} , or ground). Consequently, each of the switches S_{11} , S_{12} , S_{13} , and S_{14} can be implemented in either PMOS-only or NMOS-only, without the need for having a transmission gate configuration. Whether a switch is PMOS or NMOS generally depends whether the switch is connected to V_{DD} or ground. For example, NMOS switches can be used in connecting to V_{SS} or ground; whereas, PMOS switches can be used to connect to V_{DD} . Without CMOS transmission gate switches, signal distortion is avoided under low-voltage operation. Additionally, a DC operating point of the virtual ground node is also chosen to be close to one of the power supply rails (V_{DD} , V_{SS} , or ground), rather than the middle voltage, commonly referred to as the common-mode voltage.

To accommodate full-scale input voltages V_{IN1} , the input series-connected switch S_{11} is eliminated altogether. In the case of cascaded integrators (multiple stages connected in an output terminal 20 to input terminal 24 fashion), the function of the removed series-connected switch S_{11} is performed by enabling/disabling the output of the preceding integrator.

- 5 Disabling the output of the preceding integrator can be accomplished by switching off the amplifier that drives that output. Because no full-swing voltage signals are passed through any of the remaining switches S_{12} , S_{13} , S_{14} , switched-op-amp topologies can work at power supply voltages as low as $V_{DD,min} \approx V_t$ where V_t represents the larger of V_{tn} (the NMOS threshold voltage) or $|V_{tp}|$ (the absolute value of the PMOS threshold voltage).

- 10 One difficulty associated with the switched-op-amp topology occurs in the input of the first integrator stage, where there is no preceding op-amp to turn off. More generally, there is no guarantee about what kind of circuitry provides the input voltage V_{IN1} . Thus, circuitry is designed to allow for a voltage difference between the output terminal of the previous stage and the input terminal 10 of the first integrator stage.

- 15 In some embodiments, the integrator input 24 is protected by a series-connected input resistor R_{IN} . Such a resistor R_{IN} limits the maximum current that can be drawn by the input terminal 24. Unfortunately, such an input resistor R_{IN} low-pass filters the input signal by the combination of the input resistor R_{IN} and the input capacitor C_{IN1} . To minimize any undesirable effects, these component values should be chosen such that the resulting
20 bandwidth of the R-C filter is substantially greater than the anticipated input signal bandwidth.

- In some embodiments, the value of the series-connected input resistor R_{IN} is chosen as a compromise between the effective off and on output resistance values R_{OFF} , R_{ON} of the replaced series-connected switch S_{11} . The series-connected input resistor R_{IN} is chosen to be
25 large enough to avoid shorting the output of the previous stage during the evaluation phase ϕ_2 . The series-connected input resistor R_{IN} is also chosen to be small enough to prevent the resulting R-C low-pass filter from excessively filtering the input signal. It should be noted that similar to their switched-capacitor counterparts, switched-op-amp topologies also require high-gain op-amps, with the added requirement that these op-amps include an enable/disable
30 feature.

In accordance with the principles of the present invention, the switched-op-amp technique is combined with comparator-based architectures resulting in relaxed requirements for comparator-based switched-capacitor topologies. One possible application of the combined technique has been demonstrated in the form of a low-voltage comparator-based switched-capacitor integrator.

FIG. 2A is a circuit diagram of a first embodiment of a comparator-based switched-capacitor integrator 30 in accordance with the present invention. The integrator 30 includes a comparator 32 having an output terminal 33, an inverting input terminal 34, and a non-inverting input terminal 36. A first switched-capacitor network 42 is coupled between an integrator input terminal 38 and the comparator's inverting terminal 34. A second switched-capacitor network 46 is coupled between an integrator output terminal 40 and inverting comparator input terminal 34. The non-inverting input terminal 36 is further coupled to a low-limit source $V_{\text{ref,LO}}$, close to one of the power supply rails (e.g., V_{SS}) rather than the ground reference potential of the op-amp circuit 10 (FIG. 1).

The first switched-capacitor network 42 includes a series-connected input capacitor C_{IN2} coupled at one end to the input terminal 38 through a series-connected input resistor R_{IN2} and at another end to the comparator's inverting terminal 34. The series-connected input resistor R_{IN2} is provided in a first input stage circuit in place of a series-connected input switch S_{11} (FIG. 1). A first shunt-connected switch S_{21} is connected between the input terminal of the input capacitor C_{IN2} and a high-limit source $V_{\text{ref,HI}}$. A second shunt-connected switch S_{22} is connected between the output terminal of the input capacitor C_{IN2} and the low-limit source $V_{\text{ref,LO}}$. A reference node V_{X2} is defined between the first switched capacitor network 42, the comparator's inverting input terminal 34, the second shunt-connected switch S_{22} and a series-connected feedback switch S_{25} .

The values of the high and low-limit sources $V_{\text{ref,HI}}$, $V_{\text{ref,LO}}$ are close to, but not equal to the power supply rail voltages (V_{DD} , V_{SS}), allowing for some overshoot of the output signal. Without some allowance for overshoot, the voltage at node V_{X2} might exceed the power supply rails during output voltage sweeping because of comparator delay. This overshoot would forward bias the normally reverse biased PN junctions of the transistor switches, leading to inaccuracy through loss of charge.

The second switched-capacitor network 46 includes a feedback capacitor C_{int2} coupled between the circuit output terminal 40 and one end of the series-connected feedback switch S_{25} . One end of the feedback capacitor C_{int2} is also coupled to the high-limit source $V_{ref,HI}$ through a series-connected reset switch S_{26} . The other end of the feedback switch S_{25} is coupled to the comparator's inverting input terminal 34. In the exemplary embodiment, the circuit output terminal 40 is also connected to the low-limit source $V_{ref,LO}$ through a current source 48. In other embodiments, the current source could source current from a different voltage than $V_{ref,LO}$. The current source 48 providing a substantially constant current I_{D2} is controllable by an output signal V_{COMP2} provided at the comparator's output terminal 33.

An offset voltage network 44 is coupled between each of the high-limit and low-sources $V_{ref,HI}$, $V_{ref,LO}$ and the reference node V_{X2} . The offset voltage network 44 includes an offset capacitor $C_{IN2/2}$ coupled at one end to the reference node V_{X2} . The other end of the offset capacitor $C_{IN2/2}$ is coupled to the low-limit source $V_{ref,LO}$ through a first series-connected switch S_{23} and to the high-limit source $V_{ref,HI}$ through a second series-connected switch S_{24} . As indicated, in some embodiments the capacitance of the offset capacitor is approximately half the value of the input capacitor C_{IN2} to produce a desired effect of setting an input reference voltage at mid-level with respect to the high-limit and low-limit sources $V_{ref,HI}$, $V_{ref,LO}$.

Circuit operation is controlled by three timing phases: an input, or sampling phase ϕ_1 ; a non-overlapping output, or evaluation phase ϕ_2 ; and a brief reset phase ϕ_R . Thus, the phases of the integration cycle are: Input $\rightarrow$ Reset $\rightarrow$ Output.

FIG. 3 is an exemplary timing diagram showing clock signals used to control the switches of the comparator-based switched-capacitor integrator 30. The input phase ϕ_1 is ON for a sample period and OFF elsewhere. The output phase ϕ_2 is ON during an evaluation period and OFF elsewhere. The input and output phases ϕ_1 , ϕ_2 do not overlap. In some embodiments, a brief reset phase ϕ_R overlaps an initial portion of the output phase ϕ_2 .

FIG. 4A is a circuit diagram depicting the effective circuit of FIG. 2A during the input phase ϕ_1 . With the input phase ϕ_1 ON, the second shunt-connected switch S_{22} of the first switched-capacitor network 42 and the second series-connected switch $S\phi_1$ of the offset

voltage network 44 are closed and have been replaced by short circuits. With the output phase ϕ_2 OFF the first shunt-connected switch S_{21} , the second series connected switch S_{24} and the series-connected feedback switch S_{25} are open and have been replaced by open circuits. For the exemplary embodiment in which the reset phase ϕ_R overlaps a portion of the output phase ϕ_2 , the reset switch S_{26} is also OFF and has been replaced by an open circuit.

During the input phase ϕ_1 , the input capacitor C_{IN2} is coupled between the input voltage V_{IN2} and the low-limit source $V_{ref,LO}$ through the series input resistor R_{IN2} . Consequently, an input-dependent charge, ΔQ_X , is deposited onto the summing node V_{X2} . Likewise, the offset capacitor $C_{IN2/2}$ is coupled between $V_{ref,HI}$ and $V_{ref,LO}$ and charged to a preset value.

During the output phase ϕ_2 , the charge ΔQ_X deposited on the summing node V_{X2} is transferred to the feedback capacitor C_{int2} by manipulating the output voltage, V_{OUT2} until the summing node voltage V_{X2} is restored back to virtual ground.

FIG. 4B is a circuit diagram depicting the effective circuit of FIG. 2A during a reset phase ϕ_R . With the reset signal ϕ_R ON, the reset switch S_{26} of the second switched-capacitor network 46 is closed and has been replaced by a short circuit. Because the reset phase ϕ_R overlaps an initial portion of the output phase ϕ_2 , the first shunt-connected switch S_{21} of the first switched-capacitor network 42, the first series-connected switch S_{ϕ_R} of the offset voltage network 44, and the series-connected feedback switch of the second switched-capacitor network 46 are also closed and have been replaced by short circuits. With the first timing signal ϕ_1 OFF the second shunt-connected switch S_{22} and the second series connected switch S_{24} are open and have been replaced by open circuits.

In this configuration, the input side of the previously charged input capacitor C_{IN2} is pulled up to the high-limit source $V_{ref,HI}$; the previously charged voltage offset capacitor $C_{IN2/2}$ is pulled down to the low-limit source $V_{ref,LO}$; and the output 40 is coupled to the comparator input terminal 34 through the feedback capacitor C_{int2} .

During the reset phase ϕ_R , the circuit output terminal 40 is shorted (i.e., reset) to one of the high-limit and low-limit sources $V_{ref,HI}$, $V_{ref,LO}$. In the exemplary embodiment, the output terminal 40 is shorted to the high-limit source, $V_{ref,HI}$. In other embodiments, the

output terminal 46 can be shorted to the low-limit source $V_{\text{ref,LO}}$. For applications, such as the exemplary integrator 30, it is also important to preserve any charge previously stored on the integrating capacitor C_{int2} . With the switch configuration described above, any stored charge will be distributed among all of the coupled capacitors C_{int2} , C_{IN2} , $C_{\text{IN2}/2}$. The

5 redistribution of charge results in a change of the potential of the summing node V_{X2} , altering the voltage relationship between the two input terminals 34, 36 and causing the output state V_{COMP} of the comparator 32 to “flip.” For example, the output of the comparator changes from a HIGH state to a LOW state. The output state V_{COMP} controls operation of the current source 48. For example, a LOW state turns the current source 48 on, such that a substantially
 10 constant current value I_{D2} flows in the direction indicated from the output terminal 40 (from the integration capacitor C_{int2}) to the low limit source $V_{\text{ref,LO}}$, effectively discharging the output 40.

At the end of the reset phase ϕ_{R} , the reset switch S_{26} opens and is replaced by an open circuit. All other switches remain unchanged. FIG. 4C is a circuit diagram depicting the
 15 effective circuit of FIG. 2A during an evaluation phase. During the output, or evaluation phase, the current source 48 sweeps the output voltage V_{OUT2} linearly towards the opposite limit source thereby discharging the output voltage V_{OUT2} . When the virtual ground node V_{X2} reaches a threshold of the comparator, nominally equal to the voltage $V_{\text{ref,LO}}$ applied to the non-inverting input 36, the comparator output V_{COMP2} changes state again. As the
 20 comparator output state V_{COMP2} had been LOW state, it transitions to a HIGH state. This transition controls the current source 48, effectively turning off the current source 48. The output voltage V_{OUT2} is then held constant for at least the remainder of the evaluation phase ϕ_2 . Although it is not shown in any figures, a slower second current source can be used to reverse the overshoot that is caused by comparator delay.

25 The central idea behind comparator-based switched-capacitor designed is that the output of the sampled system need only be correct at the instant the sample of the output voltage is taken at the end of the evaluation phase. In a switched-capacitor integrator 30, this means that the voltage of the virtual ground node V_{X2} need only be correct at the sampling instant defined by the instant the comparator output V_{COMP2} flips. As long as this condition is
 30 met, there is no need to guarantee the potential of the virtual ground node V_{X2} at other times.

This results in a power savings improvement over traditional op-amp circuits that consume power to maintain the virtual ground node at a virtual ground potential.

FIG. 5 is a graphical representation of the output voltage $V_{OUT2}(t)$ as a function of time for the circuit of FIG. 2A. The output voltage $V_{OUT2}(t)$ is shown for at least three samples: n , $n+1$, and $n+2$. For the $n+1^{st}$ sample, the output voltage $V_{OUT2}(t)$ is initially held at the previous sampled value $V_{OUT}(n)$ during a first phase ϕ_1 . During a reset phase ϕ_R , the output voltage is pulled up to the high-limit source $V_{ref,HI}$. At the conclusion of the reset phase ϕ_R , the current source linearly discharges the voltage of the output node V_{OUT2} , until the comparator output changes state, which turns off the current source I_{D2} .

When the output voltage reaches the correct value, the virtual ground node will simultaneously be at the desired value, analogous to the traditional switched-capacitor approach using op-amps. At this point, the comparator output flips polarities, shutting off the current source, preserving the correct output voltage. The output voltage $V_{OUT}(n+1)$ remains constant at least until the conclusion of the output phase ϕ_2 . The particular output voltage $V_{OUT}(n+1)$ depends upon the previously stored value and the current input value. In general the comparator-based switched-capacitor implementation is applicable to all switched-capacitor networks such as A/D converters, delta-sigma modulators, amplifiers, and filters. Also note that the comparator-based switched-capacitor approach is inherently superior to the switched-op-amp technique, because all current sources connected to the output are switched off after the output phase eliminating the need to switch the op-amp on or off. There is no need to disable the comparator 32 as there had been for the op-amp 12 (FIG. 1).

The capacitor of size $C_{IN/2}$ is used in the voltage-offset network to create a DC voltage shift at the input terminal 38. This voltage shift maximizes input signal swing by setting the input referenced level to the midlevel voltage, $(V_{ref,HI} + V_{ref,LO})/2$. After one complete integration cycle, the change in charge ΔQ_{X2} is provided in Equation 2.

$$\Delta Q_{X2} = \Delta V_{X2} C_{X,tot} = (V_{ref,HI} - V_{ref,LO}) C_{IN2} + (V_{ref,LO} - V_{ref,HI}) C_{IN2}/2 + \Delta V_{OUT2} C_{int2} \quad (2)$$

The change in voltage at the summing node is provided in Equation 3.

$$\Delta V_{X2} = \Delta Q_{X2} / C_{X,tot} \quad (3)$$

where $C_{X,tot}$ is the sum of all capacitance is at node V_{X2} . The total capacitance $C_{X,tot}$ is given in Equation 4.

$$C_{X,tot} = C_{IN2} + C_{IN2}/2 + C_{int2} \quad (4)$$

Because the comparator stops discharging the output node when $\Delta V_{X2} = 0$, therefore
 5 $\Delta Q_X = 0$ and Equation 2 can be solved for the change in voltage at the output, ΔV_{OUT2} .

$$\Delta V_{OUT2} = C_{IN2}/C_{int2} (V_{IN2} - (V_{ref,LO} + V_{ref,HI})/2) \quad (5)$$

The output changes by the input value measured with respect to the mid-level voltage, with a gain determined by the capacitance ratio. This is the desired function for a discreet time integrator.

10 One detail of the proposed circuit is that the reference voltages, $V_{ref,LO}$ and $V_{ref,HI}$, are used instead of using a V_{DD} and ground directly from the power supply. In some embodiments, the reference voltages are derived from a band-gap voltage source. It should be noted that at least one band-gap derived reference voltage is normally required in any accurate analog-to-digital converter (ADC) because using both power supply rails and signal
 15 references would allow power supply noise to leak into the system.

It is expected that the use of a second voltage reference will not affect the minimum allowed power supply voltage, $V_{DD,min}$. In order to turn on switches connected to reference voltages, $V_{DD,min} \approx V_t - |V_{rail} - V_{ref}|$, which means this design does not reach the ideal switched op-amp $V_{DD,min}$ of V_t . However, even in the op-amp-based design, V_{DD} cannot
 20 practically be so low because of a sub-threshold leakage current.

In another embodiment, the output voltage V_{OUT2} is coupled to a fourth switched capacitor network 49 as shown in FIG. 2B. The switched capacitor network 49 comprises at least one input capacitor C_{IN3} and a sampling switch S_{27} . The operating principle of the illustrated embodiment is identical to that of the embodiment of FIG. 2A except the
 25 comparator output V_{COMP2} controls the state of the switch S_{27} instead of the current source I_{D2} . The sampling switch S_{27} turns ON when V_{COMP2} is LOW and turns off when V_{COMP2} is HIGH. As in FIG. 2A, when the virtual ground node V_{X2} reaches a threshold of the comparator 32 during the evaluation period, nominally equal to the voltage $V_{ref,LO}$ applied to

the non-inverting input 36, the comparator output V_{COMP2} changes state again. As the comparator output state V_{COMP2} had been in a LOW state, it transitions to a HIGH state. This transition controls the switch S_{27} , effectively sampling the voltage V_{OUT2} across the input capacitor C_{IN3} .

5 FIG. 6 is a more detailed circuit diagram of another embodiment of the invention illustrating a multi-stage comparator-based switched-capacitor network 50. The multi-stage circuit 50 includes at least two stages 62, 64, substantially similar to the comparator-based switched-capacitor integrator 30 (FIG. 2). Additionally, each of the switches has been implemented in one of an NMOS or a PMOS transistor. Generally, a PMOS transistor switch
10 (e.g., switches M1a, M4a, M6a, M1b, M4b, M6b) is used when connecting to the high-limit voltage $V_{\text{ref, HI}}$ and an NMOS transistor switch (e.g., switches M2a, M3a, M5a, M2b, M3b, M5b) is used when connecting to the low-limit source $V_{\text{ref, LO}}$. In this exemplary embodiment, the input to the first stage 62 is preceded by a series resistor R_{IN3} , as used in the switched op-amp technique. Each of the switches of the first stage 62 is similarly controlled
15 by a respective one of the phases ϕ_1 , ϕ_2 , ϕ_{R2} , with ϕ_{R2} being the reset phase that partially overlaps ϕ_2 . In the second stage 62, the first and second phases ϕ_1 , ϕ_2 have been reversed. Also, the reset phase ϕ_{R1} is used, which overlaps phase ϕ_1 instead of ϕ_2 . Thus, in the first stage 62, switches M2a, M4a are controlled by the first phase ϕ_1 ; whereas, in the second stage 64, corresponding switches M2b, M4b are controlled by the second phase ϕ_2 .

20 Likewise, in the first stage 62, switches M1a, M3a, and M5a are controlled by the second phase ϕ_2 ; whereas, in the second stage 64, corresponding switches M1b, M3b, and M5b are controlled by the first phase ϕ_1 . The output voltage V_{OUT3a} of the first stage 62 is equivalent to the input voltage V_{IN3b} of the second stage 64. No series input resistor is necessary for the second stage 64, since the output current sources of the first stage 62 are
25 turned off after the completion of the evaluation phase ϕ_2 . Additional stages can be cascaded in a similar manner, with the phases similarly reversed in an alternating manner between adjacent stages.

 Alternatively, the comparator output V_{COMP3a} controls the state of the switch M2b instead of controlling the current source 68, in a manner analogous to the embodiment
30 illustrated in FIG. 2B.

The exemplary embodiments described thus far have been configured for single-ended signaling applications. In other embodiments, the comparator-based switched-capacitor networks are adapted for fully differential signaling applications. FIG. 7 is a circuit diagram of an embodiment of a differential comparator-based switched-capacitor integrator circuit 80. The differential circuit 80 includes a positive path 81 and a negative path 83. Each of the paths 81, 83 includes a respective input terminal 96, 98, with a differential input signal being applied between the two input terminals 96, 98. Each of the paths 81, 83 can optionally be preceded by a series input resistor R_{IN4p} , R_{IN4n} as described above for single-ended applications.

The positive path 81 is coupled to an inverting input terminal 84 of a differential comparator 82. Similarly, the negative path 83 is coupled to a non-inverting input terminal 86 of the same differential comparator 82. The positive path 81 includes a first switched-capacitor network including a first shunt-connected switch S_{41p} connected to a high-limit source $V_{ref,HI}$, second shunt-connected switch S_{42p} connected to a low-limit source $V_{ref,LO}$, with a series capacitor C_{IN4p} connected therebetween. The negative path 83 includes a similar network. The positive path 81 also includes a voltage-offset network including a first series-connected switch S_{43p} connected to the high-limit source $V_{ref,HI}$ and a second series-connected switch S_{44p} connected to the low-limit source $V_{ref,LO}$, with one end of each switch S_{43p} , S_{43n} further connected to one end of a series connected capacitor $C_{IN4p/2}$. Once again, the negative path 83 includes a similar voltage-offset network.

Each path 81, 83 also includes a respective second switched-capacitor network. Each of the second switched-capacitor networks includes a respective feedback capacitor C_{int4p} , C_{int4n} and series-connected feedback switch S_{45p} , S_{45n} coupled between the respective output terminal 100, 102 and a respective virtual ground node V_{X4p} , V_{X4n} . The second switched-capacitor network of the positive path 81 includes a reset switch S_{46p} connecting the positive output terminal 100 to the high voltage reference $V_{ref,HI}$ during the brief reset phase, ϕ_R . Similarly, the second switched-capacitor network of the negative path 83 includes a reset switch S_{46n} connecting the negative output terminal 102 to the low-limit source $V_{ref,LO}$ during the same brief reset phase, ϕ_R . In general, during the reset phase, the outputs are reset to opposite references. With the reset phase overlapping an initial portion of the evaluation

phase ϕ_2 , the feedback capacitors C_{int4p} , C_{int4n} are connected by the closed switches S_{45p} , S_{45n} to their respective differential virtual ground nodes V_{X3p} , V_{X4n} .

During the evaluation phase ϕ_2 , the output voltages V_{OUT4p} , V_{OUT4n} are then swept in opposite directions by the respective current source I_{D4p} , I_{D4n} , which allows the output
 5 common-mode voltage to remain at mid-level at all times during the integration cycle.

The fully differential comparator will include an offset voltage source V_{OS} 104 at one of the input terminals 84 with a voltage value equal to $V_{ref,HI} - V_{ref,LO}$. The offset voltage source 104 is required because the positive virtual ground node V_{X4p} has a nominal voltage of $V_{ref,LO}$, while the negative virtual ground node V_{X4n} has a nominal voltage of $V_{ref,HI}$.

10 When the output has the correct value, $V_{Xn} - V_{Xp} = V_{ref,HI} - V_{ref,LO}$, the differential comparator output state changes and the current sources I_{D4p} , I_{D4n} are turned off. The output voltages V_{OUT4p} , V_{OUT4n} remain substantially constant for at least the remainder of the integration phase. Ignoring common-mode adjustments, $V_{Xp} \approx V_{ref,LO}$ and $V_{Xn} \approx V_{ref,HI}$.

15 Preferably, applications using the low-voltage comparator-based switched-capacitor network operate as fast as possible. The comparator only needs to be very accurate for input voltages close to $V_{ref,HI}$ (plus some margin for common-mode adjustments). It will most likely consist of a number of cascaded gains stages.

In some embodiments, one or more similar differential stages can be cascaded with the input of one stage being taken from the output of a preceding stage. As described above
 20 in relation to FIG. 6, the first and second clock phases ϕ_1 , ϕ_2 would be inverted in an alternating manner between adjacent stages. In alternative embodiments, the comparator outputs $V_{COMP4sp}$ and $V_{COMP4an}$ control sampling switches of additional switched-capacitor networks in a manner similar to the embodiment shown in FIG. 2B.

FIG. 8 illustrates one embodiment of a common-mode feedback circuit 110 that can
 25 be incorporated into the differential integrator 80 (FIG. 7) to control the output common-mode voltage. The common-mode feedback circuit 110 includes a first input 112 coupled to a common-mode reference node V_{CM} through a first common-mode feedback capacitor C_{CMFBp} . The input end of the capacitor C_{CMFBp} is coupled to the high-limit voltage $V_{ref,HI}$ through a series connected switch S_{81} controlled by the reset clock phase ϕ_R . The common-

mode feedback circuit 110 also includes a second input 114 coupled to the common-mode reference node V_{CM} through a second common-mode feedback capacitor C_{CMFBn} . The input end of the capacitor C_{CMFBn} is coupled to the low-limit source $V_{ref,LO}$ through a series connected switch S_{82} also controlled by the reset clock phase ϕ_R .

5 The common-mode reference node V_{CM} is connected to a bias potential V_{biasp} through a series connected switch S_{83} , also controlled by the reset clock phase ϕ_R and to a control terminal 115 (i.e., gate) of a transistor M_{81} . V_{biasp} controls the nominal value of offset current I_{charge} . Another terminal of the transistor 116 (i.e., the source) is coupled to the positive power supply rail, V_{DD} . The series-connected switch S_{84} is controlled by a signal determined
10 as the product (i.e., AND) of the second input clock phase ϕ_2 and a control signal V_{ctrl} . V_{ctrl} is derived from the output of the comparator 82 (FIG. 7) and is used to turn on and off the current source transistor M_{81} . The control terminal 115 is further coupled to the positive power supply rail voltage V_{DD} through a second series-connected switch S_{85} . The second series-connected switch S_{85} is controlled by a signal determined as the OR combination of the
15 first clock phase ϕ_1 and the complement of voltage control signal V_{ctrl} . A third terminal of the transistor M_{81} is coupled to the respective charging discharging current source I_{D4p} , I_{D4n} , supplying an offset current I_{charge} to counter a drift in the common mode voltage level.

Two common-mode feedback capacitors C_{CMFBp} , C_{CMFBn} create a voltage divider between the positive and negative integrator outputs 102, 104 such that node V_{CM} tracks the
20 integrator's output common-mode voltage. During the reset phase, the voltage across these capacitors C_{CMFBp} , C_{CMFBn} is set such that the operating point of the node V_{CM} is equal to the desired gate voltage of the current source transistor M_{81} to balance I_{D4p} , I_{D4n} . As the potential of the node V_{CM} drifts away from its operating point voltage, the gate voltage of current source transistor M_{81} is adjusted to adjust the current I_{charge} that counters this common-mode
25 drift. Although only one is necessary, two of these common-mode feedback circuits 110 can be used: one for the positive path 81 and one for the negative path 83 of the differential integrator 80.

Low-voltage comparator-based switched-capacitor networks can be used as building blocks in a variety of analog and mixed-signal applications, such as filters and analog-digital
30 converters. For example, the low-voltage comparator-based switched-capacitor networks can

be used to implement a sigma-delta analog to digital converter (ADC), such as the sigma-delta ADC described in U.S. Patent Application Serial No. 11/343,064, filed January 30, 2006, entitled "Comparator-Based Switched Capacitor Circuit for Scaled Semiconductor Fabrication Processes," the entirety of which is incorporated herein by reference. In some
5 embodiments, such an ADC can provide 12 to 14 bits of resolution with an input bandwidth of 200 kHz to 3 MHz.

While the invention has been shown and described with reference to specific embodiments, it should be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.

10 For example, the descriptions above are directed to an integrator; however, the switched-capacitor network of the present invention can be utilized in other circuit embodiments such as sample-and-hold circuits, analog-to-digital converters and filters.

What is claimed is:

CLAIMS

- 1 1. A switched-capacitor network for performing an analog circuit function comprising:
2 a switched-capacitor network having an input terminal to receive an input
3 voltage and a plurality of switches, each switch having a respective threshold voltage
4 and in communication with one of a high-limit voltage, a low-limit voltage, and
5 electrical ground;
6 a comparator having an output terminal, a first input terminal, and a second
7 input terminal, the first input terminal in communication with the switched-capacitor
8 network and configured to receive a node voltage therefrom during a first phase for
9 sampling of the input voltage, the second input terminal configured to receive one of a
10 high-limit voltage and a low-limit voltage;
11 a voltage-offset network in communication with the first input terminal, the
12 voltage-offset network providing a voltage shift at the first input terminal setting an
13 input reference level at a mid-level voltage with respect to the high-limit and low-
14 limit voltages, and
15 a controllable current source coupled between the output terminal and one of
16 the high-limit and low-limit voltages, and having a control input coupled to the output
17 terminal, the controllable current source supplying a current during a second phase
18 sweeping the output voltage toward the other one of the high-limit and low-limit
19 voltages.
- 1 2. The switched-capacitor network of claim 1, further comprising:
2 a second switched-capacitor network coupled at one end to the first input
3 terminal and at another end to the output terminal; and
4 a reset circuit momentarily coupling the output terminal and charging the
5 second switched-capacitor network to one of the high-limit and low-limit voltages
6 between the first phase and a second phase.
- 1 3. The switched-capacitor network of claim 2, further comprising a second controllable
2 current source having a control terminal in communication with the output terminal,

- 3 the second current source supplying a current to compensate for a voltage error
4 generated by a finite delay in a response of the comparator.
- 1 4. The switched-capacitor network of claim 1, wherein each switch of the plurality of
2 switches is selected from the group consisting of NMOS transistor and PMOS
3 transistors.
- 1 5. The switched-capacitor network of claim 1, wherein the switched-capacitor network
2 is implemented in CMOS.
- 1 6. The switched-capacitor network of claim 1, wherein the current source comprises a
2 transistor.
- 1 7. The switched-capacitor network of claim 1, wherein the second switched-capacitor
2 network includes a feedback capacitor, the analog circuit function comprising
3 integration of the input voltage.
- 1 8. The switched-capacitor network of claim 1, further comprising a series-connected
2 resistor receiving the input voltage at the input terminal of the switched-capacitor
3 network.
- 1 9. The switched-capacitor network of claim 1, further comprising a substantially similar
2 second stage having an input terminal in communication with the output terminal of
3 the comparator.
- 1 10. The switched-capacitor network of claim 1, wherein the input voltage is obtained
2 from a differential input signal, the switched-capacitor network, comparator, and
3 voltage-offset networks adapted for differential signal operation.
- 1 11. The switched-capacitor network of claim 9, further comprising a common-mode
2 correction network coupled to the output terminal and injecting a current thereto
3 derived from a common-mode signal.
- 1 12. The switched-capacitor network of claim 1, wherein the comparator is a non-clocked
2 comparator.

- 3 13. A switched-capacitor network for performing an analog circuit function comprising:
4 a switched-capacitor network having an input terminal to receive an input
5 voltage and a plurality of switches, each switch having a respective threshold voltage
6 and in communication with one of a high-limit voltage, a low-limit voltage, and
7 electrical ground;
8 a comparator having an output terminal, a first input terminal, and a second
9 input terminal, the first input terminal in communication with the switched-capacitor
10 network and configured to receive a node voltage therefrom during a first phase for
11 sampling of the input voltage, the second input terminal configured to receive one of a
12 high-limit voltage and a low-limit voltage;
13 a voltage-offset network in communication with the first input terminal, the
14 voltage-offset network providing a voltage shift at the first input terminal setting an
15 input reference level at a mid-level voltage with respect to the high-limit and low-
16 limit voltages;
17 a sampling capacitor coupled between the output terminal and one of the high-
18 limit and low-limit voltages; and
19 a sampling switch coupled between the sampling capacitor and the one of the
20 high-limit and low-limit voltages, the sampling switch having a control input coupled
21 to the comparator output terminal.
- 1 14. The switched-capacitor network of claim 13, further comprising:
2 a controllable current source supplying a current during a second phase
3 sweeping the output voltage toward the other one of the high-limit and low-limit
4 voltages;
5 a second switched-capacitor network coupled at one end to the first input
6 terminal and at another end to the output terminal; and
7 a reset circuit momentarily coupling the output terminal and charging the
8 second switched-capacitor network to one of the high-limit and low-limit voltages
9 between the first phase and a second phase.
- 1 15. The switched-capacitor network of claim 14, further comprising a second controllable
2 current source having a control terminal in communication with the output terminal,

3 the second current source supplying a current to compensate for a voltage error
4 generated by a finite delay in a response of the comparator.

1 16. The switched-capacitor network of claim 13, wherein each switch of the plurality of
2 switches is selected from the group consisting of NMOS transistor and PMOS
3 transistors.

1 17. The switched-capacitor network of claim 13, wherein the switched-capacitor network
2 is implemented in CMOS.

1 18. The switched-capacitor network of claim 13, wherein the current source comprises a
2 transistor.

1 19. The switched-capacitor network of claim 13, wherein the second switched-capacitor
2 network includes a feedback capacitor, the analog circuit function comprising
3 integration of the input voltage.

1 20. The switched-capacitor network of claim 13, further comprising a series-connected
2 resistor receiving the input voltage at the input terminal of the switched-capacitor
3 network.

1 21. The switched-capacitor network of claim 13, further comprising a substantially
2 similar second stage having an input terminal in communication with the output
3 terminal.

1 22. The switched-capacitor network of claim 13, wherein the input voltage is obtained
2 from a differential input signal, the switched-capacitor network, comparator, and
3 voltage-offset networks adapted for differential signal operation.

1 23. The switched-capacitor network of claim 21, further comprising a common-mode
2 correction network coupled to the output terminal and injecting a current thereto
3 derived from a common-mode signal.

1 24. The switched-capacitor network of claim 13, wherein the comparator is a non-clocked
2 comparator.

- 1 25. A method for performing an analog circuit function in a circuit comprising a
2 comparator in communication with a switched-capacitance network, comprising:
3 sampling by the switched-capacitance network an input voltage during a first
4 phase, the switched-capacitance network having a plurality of switches, each having a
5 respective threshold voltage and in communication with one of a high-limit voltage, a
6 low-limit voltage, and electrical ground;
7 applying a voltage present at a node within the switched-capacitance network
8 to a first comparator input terminal;
9 applying one of the high-limit voltage and the low-limit voltage to a second
10 comparator input terminal; and
11 applying a voltage shift to the first comparator input terminal setting an input
12 reference level at a mid-level voltage with respect to the high-limit voltage and the
13 low-limit voltage.
- 1 26. The method of claim 25, further comprising:
2 providing a second switched-capacitor network coupled at one end to the first
3 comparator terminal and at another end to a comparator output terminal;
4 momentarily coupling the output terminal and charging the second switched-
5 capacitor network to one of the high-limit and low-limit voltages between the first
6 phase and a second phase; and
7 supplying a first current to the output terminal during the second phase
8 sweeping an output voltage toward the other one of the high-limit and low-limit
9 voltages.
- 1 27. The method of claim 26, further comprising terminating the first current in response
2 to a transition of an output state of the comparator.
- 1 28. The method of claim 27, further comprising supplying a second current to the output
2 terminal subsequent to termination of the first current, the second current
3 compensating for a voltage error at the output terminal generated by a finite delay in a
4 response of the comparator.

1 29. The method of claim 25, wherein the input voltage is a differential voltage.

1 30. The method of claim 29, further comprising:

2 determining a common mode signal; and

3 applying a common mode feedback signal to a common mode control
4 terminal.


1 31. A switched-capacitor network for performing an analog circuit function comprising:

2 means for sampling by the switched-capacitance network an input voltage
3 during a first phase, the switched-capacitance network having a plurality of switches,
4 each switch having a respective threshold voltage and in communication with one of a
5 high-limit voltage, a low-limit voltage, and electrical ground;

6 means for applying a voltage present at a node within the switched-
7 capacitance network to a first comparator input terminal;

8 means for applying one of a high-limit voltage and a low-limit voltage to a
9 second comparator input terminal; and

10 means for applying a voltage shift to the first comparator input terminal to set
11 an input reference level at a mid-level voltage with respect to the high-limit and low-
12 limit voltages.



PRIOR ART

FIG. 1




FIG. 2A




FIG. 2B




FIG. 3




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 5




FIG. 6




FIG. 7




FIG. 8

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US2007/084932

A. CLASSIFICATION OF SUBJECT MATTER

IPC(8) - H03K 5/00 (2008.04)

USPC - 327/337

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC(8) - H03K 5/00 (2008.04)

USPC - 327/337

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

Patbase, Google Patents

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 6,563,363 B1 (TAY) 13 May 2003 (13.05.2003) entire document	1-2, 4-14, 16-27, 29-31
Y	US 5,796,300 A (MORGAN) 18 August 1998 (18.08.1998) entire document	1-2, 4-14, 16-27, 29-31
Y	US 3,956,645 A (BOER) 11 May 1976 (11.05.1976) entire document	1-2, 4-12
Y	US 3,577,007 A (CROSS) 04 May 1971 (04.05.1971) entire document	1-2, 4-12, 14, 26-27
Y	US 4,965,711 A (KAMP et al) 23 October 1990 (23.10.1990) entire document	2, 7, 14, 19, 26-27
Y	US 5,387,882 A (SCHOOFS) 07 February 1995 (07.02.1995) entire document	4-6, 16-18, 27
Y	US 5,909,131 A (SINGER et al) 01 June 1999 (01.06.1999) entire document	8, 20
Y	US 4,633,223 A (SENDEROWICZ) 30 December 1986 (30.12.1986) entire document	11, 13-14, 16-24, 30

☐ Further documents are listed in the continuation of Box C.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

15 April 2008

Date of mailing of the international search report

16 MAY 2008

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US, Commissioner for Patents
P.O. Box 1450, Alexandria, Virginia 22313-1450

Facsimile No. 571-273-3201

Authorized officer:

Blaine R. Copenheaver

PCT Helpdesk: 571-272-4300

PCT OSP: 571-272-7774