PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:
H04N 5/217

A2

(11) International Publication Number: WO 00/40009

(43) International Publication Date: 6 July 2000 (06.07.00)

(21) International Application Number: PCT/US99/31120

(22) International Filing Date: 29 December 1999 (29.12.99)

(30) Priority Data:

09/223,130 30 December 1998 (30.12.98) US

(71) Applicant: INTEL CORPORATION [US/US]; 2625 Walsh Avenue, Santa Clara, CA 95051 (US).


(72) Inventors: THOMAS, Brent, D.; 2184 W. Olive Way, Chandler, AZ 85248 (US). AFGHAHI, Morteza; 22575 Parkfield, Mission Viego, CA 92692 (US).

(74) Agent: VIKSNINS, Ann, S.; Schwegman, Lundberg, Woessner & Kluth, P.O. Box 2938, Minneapolis, MN 55402 (US). (81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

Without international search report and to be republished upon receipt of that report.

(54) Title: DARK-CURRENT COMPENSATION CIRCUIT



(57) Abstract

An imaging device includes a compensation circuit for reducing an effect of dark current generated during operation. The compensation circuit calculates an initial dark current offset value using optically dark regions of a photo sensitive array. The compensation circuit also automatically adjusts the initial dark current offset value as output signals from successive rows of the photo sensitive array are transferred. The compensation circuit can calculate the initial dark current offset value each time an image is captured, thereby compensating for variables such as temperature.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
ΑT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
ΑZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of Americ
CA	Canada	IT	Italy	MX	Mexico	$\mathbf{U}\mathbf{Z}$	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

Dark-Current Compensation Circuit

5

10

15

20

25

35

Technical Field

The present invention relates generally to image sensing and, in particular, to dark current compensation.

Background

Solid state imaging devices, such as, charge coupled devices (CCD) and complementary metal oxide semiconductor (CMOS) imaging devices are used in different electronic devices, such as digital cameras, copiers and scanners. The imaging devices include a number of photodiodes arranged in a pixel matrix having vertical columns and horizontal rows. During operation, the photodiodes are exposed to a light source. For example, a shutter of a digital camera is opened to expose a photodiode array. The incident photons are converted to electrons and stored as a charge on the photodiodes. These charges represent the light image exposed to the photodiode matrix. The of the photodiodes are transferred to a processing unit for converting the charge to digital data. For example, an image captured by an array of photodiodes in a camera is processed and stored in memory for future viewing and/or printing.

A standard method of transferring an image captured by a CCD array is to sequentially read each pixel of a row, and then sequentially read each pixel of a subsequent row. This method is repeated until each pixel of the array has been read. Because the entire photodiode array is exposed to light simultaneously, and the photo diode charges are transferred serially, there can be a substantial time period between exposing the array and transferring a charge of the last photodiode pixel. Further, solid-state image devices are volatile. That is, photodiodes are susceptible to leakage current and therefore lose charge overtime. This charge loss is particularly noticeable when the array is dark, or no longer exposed to the light source. The photodiode leakage current during the dark period is referred to as a dark current. This dark current is a function of temperature, fabrication variables, and the length of time in which the photodiode is dark (exposure and read out time). A variable error, therefore, is induced during the time period between exposing the array and reading out the last photodiode. The dark current is always present in the imaging device. That

is, dark current is present during both exposure (some times referred to as integration) and when there is not incident light.

Different approaches have been proposed for eliminating or compensating for dark currents. For example, U.S. Patent No. 5,608,455 entitled "Interline Transfer CCD Image Sensor with Reduced Dark Current" issued March 4, 1997 describes a CCD image sensor which uses optical black areas located between an image pick up area and a horizontal transfer path. The CCD image sensor captures and stores a dark image of the active array. During the data transfer operation of an exposed image, the stored dark image of the active array is used to compensate for dark current errors. Additional approaches have been proposed which compensate for dark currents by manipulating transfer operations, or physical processing variations.

10

15

20

25

30

For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for accurate reduction of dark current errors in imaging devices.

Summary of the Invention

In one embodiment, an imaging device comprises an imaging array comprising a plurality of photo sensitive pixels arranged in a plurality of rows and columns. The imaging array further comprises an active area, a first optically dark area comprising at least one row of pixels, and a second optically dark area located adjacent to the active area and comprising at least one column of pixels. A compensation circuit is coupled to the imaging array. The compensation circuit generates an initial dark current offset value from an output signal of the first optically dark area, and adjusts the initial dark current offset value using an output signal of the second optically dark area.

In another embodiment, an imaging device compensation circuit comprises an input node for receiving an output signal from an optically sensitive device, a buffer circuit coupled to the input node, a reference voltage circuit coupled to an input node of the buffer circuit via a first switch circuit, and an integrator circuit coupled to an output signal of the buffer circuit. The integrator circuit has an output node coupled to an input node of the buffer circuit via a second switch circuit.

Brief Description of the Drawings

Figure 1 is a block diagram of an imaging device of one embodiment of the invention;

Figure 2 illustrates an imaging array of the imaging device of Figure 1; Figure 3 is a diagram of a compensation circuit of the imaging device of Figure 1;

5

15

20

25

30

Figure 4 is a diagram of an alternate compensation circuit of the imaging device of Figure 1; and

Figure 5 is a diagram of an alternate compensation circuit of the imaging 10 device of Figure 1.

Detailed Description of the Invention

In the following detailed description of the preferred embodiments, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific preferred embodiments in which the inventions may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present inventions. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims.

Referring to Figure 1, an imaging device is illustrated which compensates for dark current experienced during an array transfer operation. The imaging device 100 includes an array of photo sensitive cells, or pixels 102, such as photodiodes, a compensation circuit 106 for reducing error experienced by the photo sensitive cells, and a control circuit 104 to control operation of the imaging device and data transfer from the array. An optional processing circuit 105 can be provided to process and/or store data transferred from the array. Likewise, output signals from the compensation circuit can be output from the imaging device for external processing.

As explained above, the photo sensitive array 102 captures a light image which is exposed to the array. The array includes numerous rows and columns of photo sensitive cells, or pixels, which experience leakage (dark) currents.

Because a variable time differential is experienced between exposing the array to a light source and transferring pixel charges from the array, a variable (increasing) dark current build-up is experienced which induces error in the charge stored on the pixels. As known to those skilled in the art, the dark current is a function of device temperature and integration time. That is, both environmental and operational variables change the effect of the dark current.

In one embodiment of the imaging device, a compensation circuit 106 is provided which compensates for dark current changes over an array transfer operation. Prior to describing the transfer circuit, array 102 is described in more detail. Referring to Figure 2, one embodiment of array 102 is illustrated. The array includes a matrix of photo sensitive pixels 107 which are arranged in numerous rows and columns. The array includes an active area 108 which is exposed to light during operation of the imaging device. Photo sensitive elements 107 can be any type of solid-state photo sensitive device, such as, but not limited to, complementary metal oxide semiconductor (CMOS) photodiodes. An optically dark region 110 is provided adjacent to the array and includes a plurality of rows of photo sensitive pixels. It will be appreciated by those skilled in the art, with the benefit of the present disclosure, that optically dark region 110 can be located on either, or both, sides of active region 108. Only one region 110 is required for the present invention.

10

20

25

30

A difference between optically dark region 110 and active region 108 is that photo sensitive pixels located in the optically dark region are shielded from incident light. This can be accomplished by fabricating a layer of metal, such as aluminum, over the pixels. A second optically dark region 112 is located on one edge of the array and includes a plurality of columns of photo sensitive pixels. An optional optically dark region 114 can be located on an opposite edge of the array and includes a plurality of columns of pixels. During a read operation from the array, a charge is serially read from each row. For example, array 102 can be read by first read a charge from a pixel 107 located at an upper right corner of array 102 (row 150(a), column 111(a)), and then serially reading a charge from pixels located in row 150(a) until column 111(n) is reached. Data from a subsequent row is then read following the same process until data from row 150(n) has been read. Although the above described transfer operation shifts

5

10

15

20

25

30

charges from left to right, data can be read from the array from right to left, top to bottom, bottom to top, or mixed. As described below, regardless of the transfer scheme selected, data is read from optically dark region 110 prior to reading data from active area 108.

As known to those skilled in the art, photo sensitive elements 107 can be charged to a predetermined level prior to being exposed to incident light. As such, pixels of the array have a predetermined initial charge which is changed upon exposure to the incident light. The preparation of the array prior to integration is dependant upon the architecture of the imaging device, and not considered limiting to the present invention. The reduction in charge is proportional to an intensity of the light exposed to a particular pixel. In an ideal optical imaging device, the predetermined charge (offset factor) can be subtracted from the resultant charge to determine the image exposed using the incident light. Present imaging devices, however, experience error due to leakage type currents. The leakage current is a factor of temperature, and a cumulative result of the leakage current will vary depending upon a time in which data is exposed to the leakage current. Because these variables are not easily predicted, merely subtracting the predetermined charge level placed on the pixels will not provide an accurate representation of the incident light image.

Referring to Figure 3, one embodiment of a compensation circuit 106 is provided which generates a beginning dark current offset factor for each image captured, and adjusts the beginning offset factor during data transfer operations. The compensation circuit includes an input node 120 for receiving a charge from pixels of the array. An optional coupling capacitor 124 is used to couple the charge to node 121. The compensation circuit operates in one of two modes, depending upon which area of the array is coupled to the compensation circuit. That is, when optically dark regions are coupled to the compensation circuit, a first operating mode is executed. When active area 108 is coupled to the compensation circuit, a second operating mode is executed. The first operating mode is used to establish the dark current offset value which is subtracted from data read from the active area.

The compensation circuit illustrated in Figure 3 includes a sample and hold buffer 126, a resettable integrator circuit 128, switch circuit 135, switch

circuit 130, a reference voltage circuit 134, and switch circuit 132. Switches 130, 132 and 135 can be electrically controlled switches, such as field effect transistors (FETs) which are activated by control lines 131, 133 and 136, respectively. These switches can be controlled by controller 104. Reference voltage circuit 134 can be located external to the compensation circuit, and provides a reference voltage which approximates an initial dark current experienced by an array pixel. During the first operating mode when optically dark region 110 is being transferred to compensation circuit 106, switch circuit 132 is closed such that a reference voltage from reference voltage circuit 134 is coupled to node 121. This reference voltage is subtracted from an optically dark pixel charge coupled to node 121 via input node 120. The resultant voltage on node 121, therefore, represents a charge difference between the optically dark pixel and the reference voltage. The voltage on node 121 is sampled by buffer circuit 126 and coupled to integrator circuit 128 via closed switch 135. Integrator circuit 128 integrates the charge difference between all of the pixels in

10

15

20

25

30

Integrator circuit 128 integrates the charge difference between all of the pixels in optically dark region 110 and the reference voltage. An integrated value representing the average dark current experienced during the transfer of region 110 is maintained in integrator circuit 128 as a dark current offset value which is used during data transfer from active region 108. It is important to note that a time constant used to obtain the offset value corresponds to the time necessary for transferring data from optically dark region 110.

When a charge is transferred from active area 108 to the compensation circuit, switch circuit 130 is closed and switch circuits 132 and 135 are opened. As pixel data charges are coupled to input node 120 from active area 108, the dark current offset value from integrator circuit 128 is subtracted at node 121. During this second mode of operation, integrator circuit 128 does not change the dark current offset value. Data provided at node 122, therefore, represents a charge read from pixels in area 108 offset by the offset value representing a dark current variable. As stated above, dark current is a factor of time and the offset value therefore will not accurately remove all dark current error induced as the transfer operation approaches row 150(n). Dark regions 112 and/or 114 are provided to adjust the offset value as the transfer operation progresses through successive rows.

To adjust the dark current offset value, charges from pixels located in regions 112 and/or 114 are coupled to integrator circuit 128 via switch 135, as described above. In one embodiment, switches 132 and 135 are closed and switch 130 is opened such that integrator circuit 128 adjusts the dark current offset value at each successive row of the array. Alternately, switch 132 is opened and switches 130 and 135 are closed. In this embodiment, the integrator compensates for the charge on node 121 prior to adjusting the offset value. In both embodiments, regions 112 and/or 114 are used to adjust the offset value coupled to node 121.

5

10

20

25

It will be appreciated by those skilled in the art, upon studying the present disclosure, that either or both optically dark regions 112 and 114 can be used to adjust the offset value. The compensation circuit, therefore, determines an initial dark current offset value and adjusts the dark current offset value as a captured image is transferred from array 102. As such, dark current variations which result from both fabrication and temperature changes are compensated for by establishing an initial offset value each time any image is captured. Further, dark current variation which results due to the time it takes to transfer active area data is compensated for by adjusting the offset value as each new row of pixels is transferred. The compensation circuit, therefore, provides a correlated double sample dark current compensation circuit which automatically adjusts to changes in the dark current.

The output signals provided at node 122 of the compensation circuit represents the charge stored on a pixel in array area 108, offset by the change in dark current. The output voltage, however, still includes a remnant of the initial charge placed on the array pixels prior to exposing the array to incident light. The differential between the initial charge value and the pixel charge after exposure provides a more accurate representation of the intensity of the incident light. To extract this data, the initial charge value can be eliminated using reference voltage circuit 134 during the second operating mode. That is, both switch circuits 130 and 132 are closed during a time when active area 108 is being transferred. The reference voltage and offset value from integrator 128, therefore, are both used to extract an image from a charge provided on node 120.

Alternately, the initial charge can be removed from output node 122 using additional processing circuitry.

Figure 4 illustrates an alternate embodiment of compensation circuit 106. An analog to digital (A/D) converter 152 is coupled to an output connection of sample circuit 126. The output signals at node 122, therefore, are digital. Likewise, resettable integrator 128 uses the digital input and provides an analog output voltage. A resettable integrator which provides a digital output is illustrated in Figure 5. An accumulator circuit 155 is used to remove the offset value, provided by the integrator, from an output signal.

Imaging device 100 has been described herein in a simplified manner to illustrate the present invention. It will be appreciated that additional components and features can be provided in imaging device 100. For example, output node 122 of the compensation circuit can be coupled to additional internal processing circuitry 105 and/or coupled to external devices. In one embodiment, the imaging device is a camera and the internal processing circuitry is used to capture and store numerous images. The camera can be adapted to communicate with an external processor, printer, or network to transfer the captured images. Likewise, the imaging device can be a scanner, copier or similar device. Further, switch circuits 130, 132 and 135 represent control functions which can be incorporated into the remaining circuits. That is, integrator 128 can include circuitry which samples node 122 and couples an output signal to node 121 in response to control signals.

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. Therefore, it is manifestly intended that this invention be limited only by the claims and the equivalents thereof.

30

10

15

20

25

What is claimed is:

15

1. An imaging device comprising:

an imaging array comprising a plurality of photo sensitive pixels arranged in a plurality of rows and columns, the imaging array further comprising an active area, a first optically dark area comprising at least one row

comprising an active area, a first optically dark area comprising at least one row of pixels, and a second optically dark area located adjacent to the active area and comprising at least one column of pixels; and

a compensation circuit coupled to the imaging array, the compensation circuit generates an initial dark current offset value from an output signal of the first optically dark area, and adjusts the initial dark current offset value using an output signal of the second optically dark area.

- 2. The imaging device of claim 1 wherein the imaging array further comprises a third optically dark area comprising at least one row of pixels, the third optically dark area is located on an opposite side of the active area from the second optically dark area.
- 3. The imaging device of claim 1 wherein the compensation circuit comprises:
- a buffer circuit coupled to receive an output signal from the imaging array;

a reference circuit to selectively couple a reference voltage to an input node of the buffer circuit; and

an integration circuit to generate the initial dark current offset value, and adjust the initial dark current offset value.

- 4. The imaging device of claim 3 wherein the reference circuit is coupled to the buffer circuit through a switch circuit.
- 30 5. The imaging device of claim 4 wherein the switch circuit is selectively activated when either the first or second optically dark areas are coupled to the compensation circuit.

6. The imaging device of claim 3 wherein the integration circuit is coupled to an input node of the buffer circuit through a switch circuit.

- 7. The imaging device of claim 6 wherein the switch circuit is selectively activated when the active area is coupled to the compensation circuit.
 - 8. The imaging device of claim 1 wherein the compensation circuit determines the initial dark current offset value each time the active area is exposed to incident light.

10

20

30

5

- 9. The imaging device of claim 1 further comprising:
 a control circuit to transfer data from the imaging array to the compensation circuit.
- 15 10. An imaging device comprising:

an imaging array comprising a plurality of photo sensitive pixels arranged in a plurality of rows and columns, the imaging array further comprising an active area which can be selectively exposed to incident light to capture an image, a first optically dark area located adjacent to the active area and comprising at least one row of photo sensitive pixels, and a second optically dark area located adjacent to the active area and comprising at least one column of photo sensitive pixels, the photo sensitive pixels of the first and second optically dark areas are shielded from incident light; and

a compensation circuit coupled to the imaging array, the compensation
circuit generates an initial dark current offset value from the first optically dark
area, and adjusts the initial dark current offset value using the second optically
dark area, the compensation circuit comprises:

a buffer circuit coupled to receive an output signal from the imaging array,

a reference circuit to selectively couple a reference voltage to an input node of the buffer circuit, and

an integration circuit to generate the initial the dark current offset value, and adjust the initial dark current offset value.

11. The imaging device of claim 10 wherein the imaging device is a camera.

12. The imaging device of claim 10 wherein the reference circuit is coupled to the buffer circuit through a switch circuit which is selectively activated when either the first or second optically dark areas are coupled to the compensation circuit.

- 13. The imaging device of claim 10 wherein the integration circuit is coupled to an input node of the buffer circuit through a switch circuit which is
 selectively activated when the active area is coupled to the compensation circuit.
 - 14. An imaging device compensation circuit comprising:
 an input node for receiving an output signal from an optically sensitive device;
- a buffer circuit coupled to the input node;

20

30

a reference voltage circuit coupled to an input node of the buffer circuit via a first switch circuit; and

an integrator circuit coupled to an output signal of the buffer circuit, the integrator circuit having an output signal coupled to an input node of the buffer circuit via a second switch circuit.

15. A method of compensating for dark current in an imaging device, the method comprising:

calculating an average dark current value for at least one row of shielded optically sensitive pixels;

subtracting the average dark current value from an output signal of active optically sensitive pixels; and

adjusting the average dark current value using shielded optically sensitive pixels located in successive rows of the imaging device.

16. The method of claim 15 wherein the average dark current value is calculated by integrating a difference between an output signal from each pixel

of the at least one row of shielded optically sensitive pixels and a reference voltage.

- 17. The method of claim 15 wherein adjusting the average dark current value is performed twice for each row of optically sensitive pixels of the imaging device.
- 18. The method of claim 15 wherein the average dark current value is calculated each time the active optically sensitive pixels are exposed to incident10 light.





FIG. 1



SUBSTITUTE SHEET (RULE 26)




FIG. 2

