



- (51) **International Patent Classification:**
G06F 21/85 (2013.01)
- (21) **International Application Number:**
PCT/US2016/027450
- (22) **International Filing Date:**
14 April 2016 (14.04.2016)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
62/150,090 20 April 2015 (20.04.2015) US
14/816,301 3 August 2015 (03.08.2015) US
- (71) **Applicant:** MICROSOFT TECHNOLOGY LICENSING, LLC [US/US]; Attn: Patent Group Docketing (Bldg. 8/1000), One Microsoft Way, Redmond, Washington 98052-6399 (US).
- (72) **Inventors:** THOM, Stefan; Microsoft Technology Licensing, LLC, Attn: Patent Group Docketing (Bldg. 8/1000),

One Microsoft Way, Redmond, Washington 98052-6399 (US). **SPIGER, Robert K.**; Microsoft Technology Licensing, LLC, Attn: Patent Group Docketing (Bldg. 8/1000), One Microsoft Way, Redmond, Washington 98052-6399 (US). **WOOTEN, David R.**; Microsoft Technology Licensing, LLC, Attn: Patent Group Docketing (Bldg. 8/1000), One Microsoft Way, Redmond, Washington 98052-6399 (US). **KAPADIA, Merzin**; Microsoft Technology Licensing, LLC, Attn: Patent Group Docketing (Bldg. 8/1000), One Microsoft Way, Redmond, Washington 98052-6399 (US).

(74) **Agents:** MINHAS, Sandip et al.; Microsoft Corporation, Attn: Patent Group Docketing (Bldg. 8/1000), One Microsoft Way, Redmond, Washington 98052-6399 (US).

(81) **Designated States** (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR,

[Continued on next page]

(54) **Title:** ISOLATION OF TRUSTED INPUT/OUTPUT DEVICES




FIG. 1

(57) **Abstract:** Techniques are provided to ensure isolation of trusted input/output devices using a Secure Crypto-Processor. Secure IO lines may be used to drive devices that have a higher integrity requirement and to do attestation of sensor readings. Enhanced authorization policies may be used to enforce policies on interaction with IO devices. A bus master controller may also be provided in a Secure Crypto-Processor. Individual devices on an isolated Secure Crypto-Processor bus may be mapped to Indices so that read and write operations can be associated with Secure-Crypto-Processor-enforced authorization policies. The Secure Crypto-Processor may further provide means of attestation for complex data read from an input/output device that may be signed with the device identity to show strong origination proof of that data.



KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

- (84) Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

ISOLATION OF TRUSTED INPUT/OUTPUT DEVICES

BACKGROUND

[0001] Security is a concern for any device that is connected to a public network, such as the Internet. Viruses, worms, Trojan horses, identity theft, software piracy, malicious attacks, and extortion using threats of data destruction are widespread. An operating system can provide numerous security features to guard against such attacks. However, the security features of an operating system are ineffective if the operating system itself has been corrupted, infected, or the victim of a malicious attack.

SUMMARY

[0002] This Summary is provided to introduce a selection of concepts in a simplified form that are further described below in the Detailed Description. This Summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to be used to limit the scope of the claimed subject matter.

[0003] Embodiments discussed herein include systems and methodology for using Secure Crypto-Processor IO lines to drive devices that have a high integrity requirement.

[0004] Embodiments discussed herein include systems and methodology for using Secure Crypto-Processor IO lines to do attestation of sensor readings.

[0005] Embodiments discussed herein include systems and methodology for using enhanced Secure Crypto-Processor authorization policies to enforce policies on interaction with IO devices.

[0006] Embodiments discussed herein include systems and methodology for providing a bus master controller in a Secure Crypto-Processor.

[0007] Embodiments discussed herein include systems and methodology for mapping individual devices on an isolated Secure Crypto-Processor bus to Indices in the Secure Crypto-Processor so that read and write operations can be associated with enhanced authorization policies.

[0008] Embodiments discussed herein include systems and methodology allowing the Secure Crypto-Processor to provide means of attestation for complex data read from an input/output device that may be signed with the device identity to show strong origination proof of that data.

DRAWINGS

[0009] To further clarify the above and other advantages and features of embodiments of the present invention, a more particular description of embodiments of the present invention will be rendered by reference to the appended drawings. It is appreciated
5 that these drawings depict only typical embodiments of the invention and are therefore not to be considered limiting of its scope. The invention will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:

[0010] FIG. 1 illustrates one embodiment of a system for providing protection to network-accessible devices using a Secure Crypto-Processor.

10 [0011] FIG. 2 is a block diagram illustrating how different IO devices may be connected to a device based upon their relevant security requirements.

[0012] FIG. 3 is a block diagram of a device using a Secure Crypto-Processor for trusted data exchange allowing anything from simple one-bit data units to complex multi-byte block data transfers.

15 [0013] FIG. 4 illustrates one embodiment of a system for isolating secure input/output devices.

[0014] FIG. 5 is a flowchart illustrating one embodiment of a process or method that controls access to isolated components using a security element.

DETAILED DESCRIPTION

20 [0015] In an Internet of Things (IoT) environment, any device may be assigned an address and coupled to other devices over the Internet thereby allowing the sharing of data and information among diverse entities. This allows independent, unrelated devices to exchange data, provide status information, receive control instructions, etc. The IoT “things” may include a seemingly limitless variety objects, such as household appliances,
25 industrial equipment, traffic signals, vending machines, lighting systems, security systems, and the like. The expansion of connectivity to such a wide diversity of objects raises concerns that devices may be improperly accessed by unauthorized users or subject to malicious attacks.

[0016] FIG. 1 illustrates one embodiment of a system for providing protection to
30 network-accessible devices using a Secure Crypto-Processor. The secure crypto-processor may be embodied in a hardware as a discrete component that can be coupled to a computing device, such as a microprocessor on a motherboard. Alternatively, the secure crypto-processor may be implemented as a firmware crypto-processor using software that

is uploaded, flashed, or otherwise stored or written to the firmware or protected non-volatile memory of a computing device.

[0017] Device 101 comprises a microcontroller 102 that controls the device's operations, including managing information and commands exchanged with users, peripherals, and other devices. For example, under control of microcontroller 102, device 101 may collect data from one or more sensors 103, provide commands to one or more actuators 104, and/or exchange information with a user device 105. Sensors 103 may provide data, such as an on/off value, locked/unlocked indication, temperature, position, or any other status or measurement, associated with device 101, related peripherals, and/or the device's environment. Actuators 104 may represent any object, equipment, or function that can be controlled by device 101, such as a motor, lock, switch, light, indicator, or other equipment or machine that operates in multiple states or conditions.

[0018] Microcontroller 102 runs operating system software 106 that provides a platform for application software 107. Operating system 106 is initially loaded at start-up and manages all the other programs running on microcontroller 102. Users may interact with the operating system 106 through a user interface, such as a command language or a graphical user interface (GUI). Application software 107 makes use of the operating system 106 by making requests for services through a defined application program interface (API). For example, application software 107 may be configured to control or interact with input/output (IO) devices, such as sensors 103 and/or actuators 104. The IO devices may be integral to device 101 or, in other embodiments, may be external components.

[0019] User device 105 may interact with device 101 through a device interface 108. User device 105 may communicate with device 101 directly or indirectly. In one embodiment, user device 105 may be located remote from device 101 and may communicate with device 101 via any public or private network 109, such as the Internet, an intranet, a local area network (LAN), a wide area network (WAN), or the like. Communication channel 110 between user device 105 and device 101 may be carried across any combination of wired and/or wireless connections.

[0020] Secure Crypto-Processor 111 supports communications between microcontroller 102 and sensors 103, actuators 104, and/or other trusted devices 112. Microcontroller 102 and Secure Crypto-Processor 111 communicate via interface 113, such as a host bus in device 101. Secure Crypto-Processor 111 communicates with sensors 103, actuators 104, and trusted devices 112 via Secure IO 114. Secure Crypto-

Processor 111 exposes Secure IO 114 pins that provide connections for sensors 103, actuators 104, and other trusted devices 112. The Secure IO pins are configured to provide data connections based upon policies enforced by Secure Crypto-Processor 111. Non-volatile (NV) memory 115 stores configuration data for use in communicating with peripheral devices using Secure IO 114.

[0021] The Secure IO pins are used to separate sensitive IO devices (e.g., sensors 103, actuators 104, and trusted devices 112) from microcontroller 102. This separation keeps sensitive or protected IO devices out of the reach of malware running on microcontroller 102 and/or unauthorized commands from user device 105, thereby preventing harm that may be caused by device 101. Secure Crypto-Processor 111 may enforce policies, such as requiring user passwords or public-key cryptography to access the IO devices. Secure Crypto-Processor 111 may further monitor the state of application software 107 and/or operating system 106 and allow interaction with the IO devices only if authorized versions are in use. Further policies are also possible, such as requiring device 101 to be maintained on a regular basis (for example, checking for patches installed). Device 101 will lose access to sensitive IO devices when Secure Crypto-Processor 111 no longer considers the device to be safe.

[0022] The pins from Secure IO 114 may be mapped into NV memory space 115 in Secure Crypto-Processor 111. NV Indices associated with the Secure IO pins may be configured to adhere to any policy that the manufacturer of device 101 deems necessary. These policies may be tied, for example, to an overall measurement of the system, a temporal restriction, exchange of a secret, possession of an asset, and the like. The microcontroller 102 codebase (e.g., operating system 106 and application software 107) offers a fairly large target for an attacker, but the Secure Crypto-Processor's attack surface is significantly smaller and more tightly defined. This means that if malware managed to break into the microcontroller 102, the malware would still have to satisfy the Secure Crypto-Processor 111 before any malicious or unauthorized commands could access the protected IO devices (e.g., sensors 103, actuators 104, and trusted devices 112). The policy for accessing protected IO device may be defined and statically configured into Secure Crypto-Processor 111. As a result, an infested microcontroller 102 has no capability to sidestep the policy defined in Secure Crypto-Processor 111 and, therefore, an attacker's ability to interact with the IO devices is limited.

[0023] In one embodiment, before sending sensor data, device 101 may utilize its strong identity and sign all sensor readings from the Secure Crypto-Processor. If a third

party sends device 101 a request to provide sensor data, microcontroller 102 would be unable to send falsified data successfully because any made up sensor data would lack the required signature. Instead, the microcontroller 102 may simply not respond to an invalid request, which would raise warning flags on the user side. If the microcontroller 102 –
5 under control of malware – provides data that does not hold up to sensor attestation validation, then receipt of such a response would also raise warning flags at user device 105. Such occurrences may cause the user device 105 or third party recipient to schedule a maintenance cycle for device 101 to factory-reset the device and remove the malware infestation.

10 **[0024]** In an example use case, device 101 may be used in an electronic door control scenario wherein a sensor 103 detects whether or not a door is closed and an actuator 104 controls a door lock. Microcontroller 102 running software application 107 reads the sensor 103 values and determines a door status. Secure Crypto-Processor 111 is used to provide tamper-free access to the door. For example, Secure Crypto-Processor
15 111 may prevent false open/closed indications from being sent to user device 105 if such indications do not match readings from sensor 103. Additionally or alternatively, Secure Crypto-Processor 111 may prevent unauthorized users from controlling actuator 104 to lock/unlock the door.

[0025] In one embodiment, Secure Crypto-Processor 111 and user device 105 may
20 share a secret key or password. Any commands or requests exchanged between user device 105 and device 101 would require, for example, calculating a message authentication code (MAC) using a keyed-hash message authentication code (HMAC) with the shared secret key. Only if the received requests from device 105 include the correct MAC would the Secure Crypto-Processor 111 read sensor data or send a command
25 to the actuator. Similarly, Secure Crypto-Processor 111 encodes its replies to user device 105, such as any sensor data or actuator command acknowledgement, using the MAC. Because an unauthorized user and microcontroller 102 (including any malware in operating system 106 and application software 107) would not be able to generate the MAC, they cannot generate valid looking requests or responses nor can they improperly
30 modify valid requests or responses.

[0026] In another embodiment, Secure Crypto-Processor 111 may be configured to support public-key or asymmetric cryptography. Secure Crypto-Processor 111 may store a private key that can be used to validate communications with users having an associated public key. Users of the door control system may be issued a public key. Multiple users

may each have a different key. Secure Crypto-Processor 111 is capable of using the private key to encrypt/decrypt communications with the authorized users who have used a public key. Each such public key may be assigned a different policy. For example, each public key may be allowed to access only to certain specific sensor data, to control only
5 certain actuators, or to be used only during defined periods. Any requested data or commands that do not meet the policy for that public key will be ignored. Each public key may be issued, activated, and revoked independently of the other public keys.

[0027] In another embodiment, Secure Crypto-Processor 111 may determine whether it fully trusts the microcontroller 102, operating system 106, and/or application
10 software 107. Secure Crypto-Processor 111 comprises configuration registers 116 that hold various measurements in a shielded location in a manner that prevents tampering. The measurements consist of a cryptographic hash using a Secure Hashing Algorithm (SHA). The hash result of any two measurements should produce the same hash value only if the measurements are identical. The measurements may be associated with code
15 properties, data structures, configuration information, etc. Secure Crypto-Processor 111 will not read and respond to requests for sensor data and will not send commands to trusted IO devices unless a current measurement is identical to a stored measurement in a configuration register 116. This prevents malware from attacking the operating system 106 or application software 107 and issuing improper requests or commands since Secure
20 Crypto-Processor 111 will detect changes in the operating system 106 or application software 107 when the associated configuration register 116 value is different.

[0028] It will be understood that all components of a device 101 do not need to be controlled through Secure Crypto-Processor 111. Instead, only security-relevant IO components need be connected directly to the Secure IO pins of Secure Crypto-Processor
25 111. For example, in the door-controller embodiment, additional entryway devices, such as a video camera or doorbell, do not require the type of trusted IO control provided by Secure Crypto-Processor 111 and, therefore, can be connected to microcontroller 102 through device interface 106 or any other IO interface.

[0029] FIG. 2 is a block diagram illustrating how different IO devices may be
30 connected to a device 201 based upon their relevant security requirements. Device 201 may be an IoT device in one embodiment, such as an Internet-connected door controller, appliance, machine, equipment, heating/air conditioning system, vehicle, etc. Device 201 may be accessed by remote user devices 202 via device interface 203 and network 204.

User device 202 may be, for example, a desktop, laptop, or tablet computer, workstation, smartphone, personal digital assistant, or other network-accessible device.

[0030] Microcontroller 205 processes requests and commands received from user device 202 and provides requested information to authorized users. Device 201 may be coupled to IO devices that fall within two broad categories – IO devices not requiring security 206 and IO device requiring security 207 (i.e., trusted IO devices). IO devices not requiring security 206 may include, for example, the operational status of an appliance, the position of a switch, the on/off status of an indicator light, etc. Microcontroller 205 communicates with IO devices that do not require security 206 via IO interface 208.

Security for communications with IO devices that do not require security 207 is controlled by the operating system and application software running on microcontroller 205. If microcontroller 205 is subject to a malware attack, then unauthorized access to the IO devices that do not require security 206 is possible.

[0031] The IO devices requiring security 207 may include any sensor, actuator, or other device associated with, for example, health or safety functions and operations, personal or confidential data, etc. Microcontroller 205 communicates with security-relevant IO devices 207 using Secure Crypto-Processor 209. As discussed above, if Secure Crypto-Processor 209 determines that a request meets the relevant security policy, then data may be exchanged with the security-relevant IO devices 207 via Secure IO 210.

Because of the overhead required (e.g., password/security key encryption operations) and the limited resources available on Secure Crypto-Processor 209 (e.g., a fixed number of Secure IO pins), only security-relevant IO devices 207 communicate using Secure Crypto-Processor 209 to protect such devices from malware and other attacks or unauthorized access.

[0032] Using Secure Crypto-Processor 209 in this way establishes a narrowly defined trust boundary 211 that encompasses devices that are isolated from direct communication with microcontroller 205. Accordingly, microcontroller 205 is not required to maintain security for such communications. If an unauthorized user attempts to access information from device 201, Secure Crypto-Processor 209 will prevent communications with the unauthorized user device 202, which prevents improper access to security-relevant IO devices 207; however, microcontroller 205 may provide information associated with non-secure IO devices 206 to the unauthorized user device 202.

[0033] FIG. 3 is a block diagram of a device 301 using a Secure Crypto-Processor 302 for trusted data exchange allowing anything from simple one-bit data units to complex multi-byte block data transfers. Secure Crypto-Processor 302 comprises bus master controller 303 for secure bus 304, such as an SPI (Serial Peripheral Interface), I2C (Inter-IC), or an asynchronous serial interface bus. Bus master controller 303 is capable of addressing multiple independent IO devices 305-307 on bus 304. Accordingly, Secure Crypto-Processor 302 provides an isolated bus master 303, bus 304, and devices 305-307 that do not directly interact with device microcontroller 308. Similar to the use of Secure IO pins, Secure Crypto-Processor 302 can enforce authentication and other policies on transactions with the individual devices 305-307 on bus 304 using bus master controller 303. In this embodiment, Secure Crypto-Processor 302 acts as a gatekeeper that provides identity, authentication, authorization and attestation functionality for microcontroller 308 and device 301.

[0034] In one embodiment, bus master controller 303 may be integrated into the Secure Crypto-Processor hardware or firmware and is initialized and operated by the Secure Crypto-Processor 302 autonomously. The address range on bus 304 may be mapped to the NV storage range of Secure Crypto-Processor 302. The Secure Crypto-Processor manufacturer may associate the bus master to a sub range within the NV indices. In the case of I2C, which uses seven-bit addresses, all possible I2C devices on a data bus would be addressable over the storage indices 00000-0007F. A device manufacturer would provision the NV indices in non-volatile memory 308 for the matching devices 305-307 on bus 304. For example, if an I2C device *M* 306 with the address 0x58 is attached to trusted bus 304, the device manufacturer would provision NV index 0x01F00058 and set access policies for device *M* 306. Once set by the manufacturer, this NV index cannot be able to be removed or reconfigured by the device owner.

[0035] Secure Crypto-Processor 302 may further comprise a data buffer or register 309. Microcontroller 308 may write data to buffer 309 and provide an associated NV index to Secure Crypto-Processor 302. The NV index specifies a value $N + M$, which corresponds to a particular data bus *N* 304 and device *M* 306. Bus master controller 303 then sends the data in buffer 309 to device *M* 306. In a similar manner, microcontroller 308 may provide an NV index to Secure Crypto-Processor 302 with a read instruction. Bus master controller 303 then reads data from the device *M* 306 on data bus *N* 304 that corresponds to the NV index. Secure Crypto-Processor 302 further verifies that any policies associated with the NV index have been met before allowing data to be read from

or written to device M 306. Using the NV indices, the bus master policies may be defined as described above for the Secure IO pins. This may include, for example, verifying the integrity of data stored to buffer 309 using shared secret keys, passwords, public-private key exchange, etc.

5 **[0036]** Secure Crypto-Processor 302 and bus master controller 303 provide physical separation between microcontroller 308 and devices 305-307. Data bus *N* 304 provides a private bus system that can only be accessed by Secure Crypto-Processor 302. Accordingly, the Secure Crypto-Processor trust boundary 310 encompasses devices that are isolated from direct communication with microcontroller 308 and/or user device 311.

10 Therefore, devices within Secure Crypto-Processor trust boundary 310 are further protected from any malware or other attacks on microcontroller 308.

[0037] In an example embodiment, an NV index may correspond to an address for a terminal-style device 306 having a screen and a keyboard. Microcontroller 308 (or any remote third party at user device 311 capable of communicating with Secure Crypto-

15 Processor 302 through the operating system and/or application software running on microcontroller 308) can satisfy the authorization policy for that NV index and can issue a write of complex data to the device. Secure Crypto-Processor 302 will verify that the incoming data is authorized and, if verification is successful, will send the complex data out on bus 304 to the destination device for device 306 to receive. If the write command

20 was not properly authorized, Secure Crypto-Processor 302 will not send the data on bus 304 and there is no way for microcontroller 308 to circumvent the Secure Crypto-Processor 302. Microcontroller 308 cannot authorize the write itself since it does not have direct access to bus 304.

[0038] In other embodiments, incoming data may be encrypted and Secure Crypto-

25 Processor 302 will decrypt the data before sending the data out to the destination device on bus 304. In that scenario, microcontroller 308 has no idea what data was actually sent since it does not have access to bus 304. Once the device receives the data, it will act on the data accordingly, such as displaying the data in the case of a terminal-style device. In this way, the user knows that any data that shows up on that screen was provided from an

30 authorized source and, therefore, can be trusted independent of the security state of the device itself. In one embodiment, microcontroller 308 may stop future communications from a particular user device 311 from reaching the Secure Crypto-Processor 302, if the data sent from that user device 311 was not successfully written to the display. Such a

failure would raise warning flags of likely unauthorized content and may trigger the source user device 311 to be blacklisted and/or to be scheduled for service.

[0039] Once the data is displayed, the user can read the message and provide feedback, such as by using buttons on the device 306. Once the user indicates to the device that the response is complete (e.g., by pressing “enter” or “send”), Secure Crypto-Processor 302 may read the response back from the terminal device 306. In one embodiment, the intended receiver of the data may request that Secure Crypto-Processor 302 encrypt any response for privacy reasons. A session authorization may indicate to the remote party that the data was actually read from the proper address on the secure bus 304.

[0040] It will be understood that device 301 is only one example of a suitable computing environment and is not intended to suggest any limitation as to the scope of use or functionality of the invention, which is operational with numerous other general purpose or special purpose computing system environments or configurations. Examples of well-known computing systems, environments, and/or configurations that may be suitable for use with the systems and methods disclosed herein include, but are not limited to: personal computers, server computers, hand-held or laptop devices, tablet devices, multiprocessor systems, microprocessor-based systems, set top boxes, programmable consumer electronics, network PCs, minicomputers, mainframe computers, distributed computing environments that include any of the above systems or devices, and the like.

[0041] Embodiments may be described in the general context of computer-executable instructions, such as program modules, being executed by a computer. Generally, program modules include routines, programs, objects, components, data structures, and so forth, which perform particular tasks or implement particular abstract data types. The systems and methods may be practiced in distributed computing environments where tasks are performed by remote processing devices that are linked through a communications network. In a distributed computing environment, program modules may be located in local and/or remote computer storage media including memory storage devices.

[0042] Device 301 may comprise additional components, including, but not limited to, various hardware components, such as data storage 312, system memory 313, and system bus 314 that couples various system components to microprocessor 308. The system bus 314 may be any of several types of bus structures including a memory bus or memory controller, a peripheral bus, and a local bus using any of a variety of bus architectures. By way of example, and not limitation, such architectures include Industry

Standard Architecture (ISA) bus, Micro Channel Architecture (MCA) bus, Enhanced ISA (EISA) bus, Video Electronics Standards Association (VESA) local bus, Peripheral Component Interconnect (PCI) bus, and Mezzanine bus.

[0043] Device 301 may include a variety of computer-readable media 315, which may be any available media that can be accessed by the microcontroller 308 and includes both volatile and nonvolatile media, and removable and non-removable media, but excludes propagated signals. By way of example, and not limitation, computer-readable media 315 may comprise computer storage devices and media and communication media. Computer storage media includes volatile and nonvolatile, removable and non-removable media implemented in any method or technology for storage of information such as computer-readable instructions, data structures, program modules or other data. Computer storage media includes, but is not limited to, RAM, ROM, EEPROM, flash memory or other memory technology, CD-ROM, digital versatile disks (DVD) or other optical disk storage, magnetic cassettes, magnetic tape, magnetic disk storage or other magnetic storage devices, or any other medium which can be used to store the desired information and which can be accessed by microcontroller 308. Communication media typically embodies computer-readable instructions, data structures, program modules or other data in a modulated data signal such as a carrier wave or other transport mechanism and includes any information delivery media. The term “modulated data signal” means a signal that has one or more of its characteristics set or changed in such a manner as to encode information in the signal. By way of example, and not limitation, communication media includes wired media such as a wired network or direct-wired connection, and wireless media such as acoustic, RF, infrared and other wireless media. Combinations of the any of the above may also be included within the scope of computer-readable media. Computer-readable media may be embodied as a computer program product, such as software stored on computer storage media.

[0044] The data storage 312 and/or system memory 313 may include computer storage media in the form of volatile and/or nonvolatile memory such as read only memory (ROM) and random access memory (RAM). A basic input/output system (BIOS), containing the basic routines that help to transfer information between elements within device 301, such as during start-up, is typically stored in ROM. RAM typically contains data and/or program modules that are immediately accessible to and/or presently being operated on by microcontroller 308. By way of example, and not limitation, data storage

312 holds an operating system, application programs, and other program modules and program data.

[0045] Data storage 312 may also include other removable/non-removable, volatile/nonvolatile computer storage media. By way of example only, data storage 312 may be a hard disk drive that reads from or writes to non-removable, nonvolatile magnetic media, a magnetic disk drive that reads from or writes to a removable, nonvolatile magnetic disk, and an optical disk drive that reads from or writes to a removable, nonvolatile optical disk such as a CD ROM or other optical media. Other removable/non-removable, volatile/nonvolatile computer storage media that can be used in the exemplary operating environment include, but are not limited to, magnetic tape cassettes, flash memory cards, digital versatile disks, digital video tape, solid state RAM, solid state ROM, and the like. The drives and their associated computer storage media, described above and illustrated in FIG. 3, provide storage of computer-readable instructions, data structures, program modules and other data for device 301.

[0046] A user may enter commands and information through a user interface 316, which may provide remote access to a user device 311 or local access using an input device such as a keypad, a microphone, keyboard, and/or pointing device, commonly referred to as mouse, trackball or touch pad. Other input devices may include a joystick, game pad, satellite dish, scanner, or the like. Additionally, voice inputs, gesture inputs using hands or fingers, or other natural user interface (NUI) may also be used with the appropriate input devices, such as a microphone, camera, tablet, touch pad, glove, or other sensor. These and other input devices are often connected to microcontroller 308 through a user input interface 316 that is coupled to the system bus 314. Alternatively, input devices may be connected by other IO interface 317, such as a parallel port, game port, or a universal serial bus (USB). A monitor or other type of display device (not shown) may be connected to the system bus 314 via an interface, such as a video interface. The monitor may also be integrated with a touch-screen panel or the like. Note that the monitor and/or touch screen panel can be physically coupled to a housing in which device 301 is incorporated, such as in a tablet-type personal computer. In addition, computers such as device 301 may also include other peripheral output devices such as speakers and printer, which may be connected through an output peripheral interface or the like.

[0047] Device 301 may operate in a networked or cloud-computing environment using logical connections 318 to communicate with one or more remote devices, such as a remote computer or user device 311. The remote computer may be a personal computer, a

server, a router, a network PC, a peer device or other common network node. The logical connections depicted in FIG. 3 may include one or more local area networks (LAN) and one or more wide area networks (WAN), but may also include other networks. Such networking environments are commonplace in offices, enterprise-wide computer
5 networks, intranets and the Internet. In other embodiments, logical connections 318 may comprise a modem or other means for establishing communications over a network. The modem, which may be internal or external, may be connected to the system bus 314 via logical connections 318 or other appropriate mechanism. A wireless networking
10 component such as comprising an interface and antenna may be coupled via logical connections 318 or other suitable device such as an access point or peer computer to a network. In a networked environment, program modules depicted relative to device 301, or portions thereof, may be stored in a remote memory storage device. It may be appreciated that the network connections shown are exemplary and other means of establishing a communications link between the computers may be used.

15 **[0048]** It will be understood that the Secure Crypto-Processor may be realized in different forms, such as hardware or firmware. In one embodiment, a Trusted Platform Module (TPM) may be used as the Secure Crypto-Processor described herein. The TPM may be used to ensure trustworthiness of software that is run on a computer or processor-based device. TPMs are hardware microcontrollers that store cryptographic keys,
20 passwords, and digital certificates. Once initialized, TPMs may be used to generate digital signing and encryption keys, allowing confirmation that messages are from the device that the message claims to be from. Most TPMs conform to the Trusted Computing Group (TCG) standard, presently available at <https://www.trustedcomputinggroup.org/home>. TPM hardware or firmware may be incorporated into computing platforms to establish
25 trust for the code that is executed by a platform. In such an embodiment that uses a TPM as the Secure Crypto-Processor, a bus master controller may be incorporated into the TPM or the General Purpose Input/Output (GPIO) on the TPM may be used as a Secure IO as described herein.

30 **[0049]** In other embodiments, such as in ARM®-based platforms, TrustZone® technology may be used to provide the operations of the Secure Crypto-Processor described herein. ARM-based platforms provide a special CPU mode called “secure mode” in addition to the normal mode, thereby establishing the notions of a “secure world” and a “normal world”. Software running in the “secure world” may provide the Secure Crypto-Processor functionality.

[0050] FIG. 4 illustrates one embodiment of a system 400 for isolating secure input/output devices. System 400 comprises a device 401 that is coupled to isolated components 402 and a remote user device 403. Device 401 comprises a processor 404 running an operating system 405 and a one or more software clients 406. Processor 404 is coupled to security element 407. Secure input/output interface 408 provides connections 409 between the security element 407 and isolated components 402. The security element 407 is configured to allow only authorized communications between the processor 404 and the isolated components 402.

[0051] In one embodiment, security element 407 may be a TPM and the secure input/output interface 408 is a bus master controller on the TPM. The connections 409 may be, for example, a secure bus between the security element 407 and the isolated components 402. Buffer 411 is configured to store data from the processor 404 and to read and/or write data to the isolated components 402 via the secure bus 409 under control of the bus master controller 408.

[0052] In another embodiment, security element 407 may be a TPM and secure input/output interface 408 may be a GPIO on a TPM 407. GPIO pins may provide the connections 409 between the security element 407 and the isolated components 402.

[0053] In one embodiment, processor 404 and security element 407 may be resident on the same computing device 401. Security element 407 may be defined by firmware stored on the computing device. In other embodiments, processor 404 and security element 407 may be separate hardware components.

[0054] A non-volatile memory or storage 410 on security element 407 may store one or more indexed values that correspond to policies enforced by the security element 407. The policies may control access to the isolated components 402. For example, the policies may define an identity, authentication, authorization, or attestation of one or more of the isolated components 402, security element 407, processor 404, or a remote user device 403.

[0055] FIG. 5 is a flowchart illustrating one embodiment of a process or method 500 that controls access to isolated components using a security element. The method may be performed, for example, on a computing system comprising a processor, security element, and secure input/output interface. The processor and security element may be separate hardware devices, wherein the secure input/output interface is a component of the security element. Alternatively, the processor and security element may be components of

a single hardware device, wherein the security element is defined by firmware stored on the hardware device.

[0056] In step 501, a request to access an isolated component coupled to the secure input/output interface is received from a remote device, such as a remote user device. In one embodiment, the request to access the isolated component may be, for example, a request to read data from the isolated component, a request to write data to the isolated component, or a command to be sent to the isolated component.

[0057] In step 502, access to the isolated component is validated using a policy stored on the security element. Access to the isolated component may be validated using a policy stored on the security element. The policy may employ, for example, a cryptographic process to determine an identity, authentication, authorization, or attestation of one or more of the isolated components, security element, processor, or a remote user device.

[0058] In step 503, the policy is identified, for example, by reference to one or more instructions stored in non-volatile memory on the security element.

[0059] In step 504, access to the isolated component via the secure input/output interface is permitted if the security element policy is satisfied.

[0060] In one embodiment, data from the processor is stored to a buffer on the security element. When the policy permits access, the data is written from the buffer to a secure bus that couples the security element to the isolated component under control of a bus master on the security element. For example, the security element may be a TPM and the secure input/output interface is a bus master controller on the TPM,

[0061] In another embodiment, the security element may be a TPM and the secure input/output interface is a GPIO on the TPM. Access is permitted to the isolated component via GPIO pins that connect the security element and the isolated components.

[0062] Operating systems may provide security features to guard against attacks initiated from a public network, such as the Internet. Viruses, worms, Trojan horses, identity theft, software piracy, malicious attacks, and threats of data destruction. Such security features are ineffective if the operating system itself has been corrupted, infected, or the victim of a malicious attack. Advantageously, a Secure Crypto-Processor may be used to avoid, defeat, or minimize such attacks. This may be accomplished by using IO lines on the Secure Crypto-Processor to drive devices that have a high integrity requirement or to do attestation of sensor readings. Advantageously, Secure Crypto-

Processor authorization policies may be used to enforce policies on interaction with IO devices.

[0063] An example system for isolating secure input/output devices comprises a processor, a security element, and a secure input/output interface on the security element.

5 The secure input/output provides connections between the security element and isolated components. The security element is configured to allow only authorized communications between the processor and the isolated components.

[0064] The security element may be a Trusted Platform Module (TPM) and the secure input/output interface may be a bus master controller on the TPM, wherein the
10 example system further comprises a secure bus providing the connections between the security element and the isolated components.

[0065] The system may further comprise a buffer on the security element. The buffer configured to store data from the processor and to write data to the isolated components via the secure bus under control of the bus master controller. The buffer
15 additionally or alternatively configured to store data from the isolated components via the secure bus and to write data to the processor under control of the bus master controller.

[0066] The security element may be a Trusted Platform Module (TPM) and the secure input/output interface may be a General Purpose Input/Output (GPIO) on the TPM, wherein the example system further comprises GPIO pins providing the connections
20 between the security element and the isolated components.

[0067] The processor and security element may be resident on the same computing device, wherein the security element is defined by firmware stored on the computing device.

[0068] The example system may further comprise non-volatile memory on the
25 security element. The non-volatile memory storing one or more indexed values, the indexed values corresponding to policies enforced by the security element. The policies may control access to the isolated components. The policies may define an identity, authentication, authorization, or attestation of one or more of the isolated components, security element, processor, or a remote user device.

30 **[0069]** A example method may be performed on a computing system comprising a processor, security element, and secure input/output interface. The method comprises receiving, from a remote device, a request to access an isolated component coupled to the secure input/output interface; validating access to the isolated component using a policy

stored on the security element; and permitting access to the isolated component via the secure input/output interface if the security element policy is satisfied.

[0070] The request to access the isolated component may be a request to read data from the isolated component, a request to write data to the isolated component, or a command to be sent to the isolated component.

[0071] The method may further comprise identifying the policy by reference to one or more instructions stored in non-volatile memory on the security element.

[0072] The processor and security element may be separate hardware devices, and the secure input/output interface may be a component of the security element.

[0073] The processor and security element may be components of a single hardware device, wherein the security element is defined by firmware stored on the hardware device.

[0074] The method may further comprise storing data from the processor to a buffer on the security element; and when the policy permits access, writing the data from the buffer to a secure bus that couples the security element to the isolated component under control of a bus master on the security element.

[0075] The security element used in the method may be a Trusted Platform Module (TPM) and the secure input/output interface may be a bus master controller on the TPM,

[0076] The security element used in the method may be a Trusted Platform Module (TPM) and the secure input/output interface is a General Purpose Input/Output (GPIO) on the TPM, and the method may further comprise permitting access to the isolated component via GPIO pins that connect the security element and the isolated components.

[0077] The method step of validating access to the isolated component using a policy stored on the security element may further comprise employing a cryptographic process to determine an identity, authentication, authorization, or attestation of one or more of the isolated components, security element, processor, or a remote user device.

[0078] Although the subject matter has been described in language specific to structural features and/or methodological acts, it is to be understood that the subject matter defined in the appended claims is not necessarily limited to the specific features or acts described above. Rather, the specific features and acts described above are disclosed as example forms of implementing the claims.

CLAIMS

1. A system for isolating secure input/output devices, comprising:
 - a processor;
 - a security element; and
 - a secure input/output interface on the security element, the secure input/output providing connections between the security element and isolated components, the security element configured to allow only authorized communications between the processor and the isolated components.
2. The system of claim 1, wherein the security element is a Trusted Platform Module (TPM) and the secure input/output interface is a bus master controller on the TPM, the system further comprising:
 - a secure bus providing the connections between the security element and the isolated components.
3. The system of claim 2, further comprising:
 - a buffer on the security element, the buffer configured to store data from the processor and to write data to the isolated components via the secure bus under control of the bus master controller.
4. The system of claim 3, further comprising:
 - a buffer on the security element, the buffer configured to store data from the isolated components via the secure bus and to write data to the processor under control of the bus master controller.
5. The system of claim 1, wherein the security element is a Trusted Platform Module (TPM) and the secure input/output interface is a General Purpose Input/Output (GPIO) on the TPM, the system further comprising:
 - GPIO pins providing the connections between the security element and the isolated components.
6. The system of claim 1, wherein the processor and security element are resident on the same computing device, and wherein the security element is defined by firmware stored on the computing device.
7. The system of claim 1, further comprising:
 - non-volatile memory on the security element, the non-volatile memory storing one or more indexed values, the indexed values corresponding to policies enforced by the security element.

8. The system of claim 7, wherein the policies control access to the isolated components.
9. The system of claim 7, wherein the policies define an identity, authentication, authorization, or attestation of one or more of the isolated components, security element, processor, or a remote user device.
10. A method performed on a computing system comprising a processor, security element, and secure input/output interface, the method comprising:
 - receiving, from a remote device, a request to access an isolated component coupled to the secure input/output interface;
 - validating access to the isolated component using a policy stored on the security element; and
 - permitting access to the isolated component via the secure input/output interface if the security element policy is satisfied.
11. The method of claim 10, wherein the request to access the isolated component is a request to read data from the isolated component, a request to write data to the isolated component, or a command to be sent to the isolated component.
12. The method of claim 10, further comprising:
 - identifying the policy by reference to one or more instructions stored in non-volatile memory on the security element.
13. The method of claim 10, wherein the processor and security element are separate hardware devices, and wherein the secure input/output interface is a component of the security element.
14. The method of claim 10, wherein the processor and security element are components of a single hardware device, and wherein the security element is defined by firmware stored on the hardware device.
15. The method of claim 10, further comprising:
 - storing data from the processor to a buffer on the security element; and
 - when the policy permits access, writing the data from the buffer to a secure bus that couples the security element to the isolated component under control of a bus master on the security element.

1/5





FIG. 1

2/5

**FIG. 2**






FIG. 3

4/5

**FIG. 4**

5/5

**FIG. 5**

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2016/027450

A. CLASSIFICATION OF SUBJECT MATTER
INV. G06F21/85
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
G06F H04L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EP0-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2011/016310 A1 (YONG TUCK CHEONG [SG]) 20 January 2011 (2011-01-20) the whole document	1-9
Y	----- Bryan Parno ET AL: "Bootstrapping Trust in Modern Computers" In: "Bootstrapping Trust in Modern Computers", 31 August 2011 (2011-08-31), Springer, XP055280109, ISBN: 978-1-4614-1459-9 page 16,19,69, the whole document	1-9
Y	----- US 2013/031374 A1 (THOM STEFAN [US] ET AL) 31 January 2013 (2013-01-31) the whole document ----- -/--	6

☒ Further documents are listed in the continuation of Box C.

☒ See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

1 September 2016

Date of mailing of the international search report

21/09/2016

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Meis, Marc

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2016/027450

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2013/326615 A1 (KHANVILKAR SAURABH B [IN] ET AL) 5 December 2013 (2013-12-05) the whole document	10-15
A	----- Jan Gebhardt ET AL: "Ubiquitous Smart Home Control on a Raspberry Pi Embedded System", UBICOMM 2014 : The Eighth International Conference on Mobile Ubiquitous Computing, Systems, Services and Technologies, 31 December 2014 (2014-12-31), pages 172-177, XP055299374, ISBN: 978-1-61208-353-7 Retrieved from the Internet: URL:https://www.thinkmind.org/download.php?articleid=ubicomm_2014_6_30_10109 [retrieved on 2016-09-01] the whole document -----	10-15

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2016/027450

Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☐ Claims Nos.:
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
3. ☐ Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box No. III Observations where unity of invention is lacking (Continuation of Item 3 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

see additional sheet

1. ☒ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fees, this Authority did not invite payment of additional fees.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.
- ☐ The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.
- ☒ No protest accompanied the payment of additional search fees.

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

This International Searching Authority found multiple (groups of) inventions in this international application, as follows:

1. claims: 1-9

Control of local access to components coupled to a security element.

2. claims: 10-15

Control of remote access to components coupled to a security element.

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2016/027450

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2011016310	A1	20-01-2011	NONE

US 2013031374	A1	31-01-2013	CN 103748594 A 23-04-2014
			EP 2737429 A1 04-06-2014
			JP 2014525105 A 25-09-2014
			KR 20140054003 A 08-05-2014
			US 2013031374 A1 31-01-2013
			US 2013159729 A1 20-06-2013
			US 2016048678 A1 18-02-2016
			WO 2013019369 A1 07-02-2013

US 2013326615	A1	05-12-2013	NONE
