

US 20110149611A1

(19) United States (12) Patent Application Publication MOUSSAOUI et al.

(10) Pub. No.: US 2011/0149611 A1 (43) Pub. Date: Jun. 23, 2011

(54) BIDIRECTIONAL SIGNAL CONVERSION

- (75) Inventors: Zaki MOUSSAOUI, San Carlos, CA (US); Jifeng QIN, San Jose, CA (US)
- (73) Assignee: INTERSIL AMERICAS INC., Milpitas, CA (US)
- (21) Appl. No.: 12/899,977
- (22) Filed: Oct. 7, 2010

Related U.S. Application Data

(60) Provisional application No. 61/288,798, filed on Dec. 21, 2009, provisional application No. 61/319,842, filed on Mar. 31, 2010.

Publication Classification

(51) Int. Cl. *H02M 3/335* (2006.01)

(57) ABSTRACT

An embodiment includes coupling a first intermediate node between a first inductor and a first winding of a transformer to a reference node during a first portion of a first switching cycle, uncoupling the first intermediate node from the reference node and coupling the first intermediate node to a signalstorage element during a second portion of the first switching cycle, coupling a second winding of the transformer between the reference node and a second converter node during the second portion of the first switching cycle, and regulating a signal at the second converter node by controlling a duration of one of the first and second portions of the first switching cycle. For example, in an embodiment, bidirectional signal converter may perform the above steps to handle power transfer between two loads. Such a voltage converter may have improved conversion efficiency and a smaller size and lower component count as compared to a conventional bidirectional voltage converter. Furthermore, such a voltage converter may be operable with a common switching scheme regardless of the direction of power transfer, and without the need for an indicator of the instantaneous direction of power flow.











FIG. 4



FIG. 5













FIG. **10**

BIDIRECTIONAL SIGNAL CONVERSION

CLAIM OF PRIORITY

[0001] The present application claims the benefit of copending U.S. Provisional Patent Application Ser. No. 61/288,798 filed on Dec. 21, 2009; the present application also claims the benefit of copending U.S. Provisional Patent Application Ser. No. 61/319,842 filed on Mar. 31, 2010; all of the foregoing applications are incorporated herein by reference in their entireties.

RELATED APPLICATION DATA

[0002] This application is related to U.S. patent application Ser. No. _____, entitled BIDIRECTIONAL SIGNAL CON-VERSION (Attorney Docket No.: 1938-037-03) filed _____, and is related to U.S. patent application Ser. No. _____, entitled BIDIRECTIONAL SIGNAL CONVER-SION (Attorney Docket No.: 1938-040-03) filed _____, all of the foregoing applications are incorporated herein by reference in their entireties.

SUMMARY

[0003] This Summary is provided to introduce, in a simplified form, a selection of concepts that are further described below in the Detailed Description. This Summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to be used to limit the scope of the claimed subject matter.

[0004] An embodiment includes coupling a first intermediate node between a first inductor and a first winding of a transformer to a reference node during a first portion of a first switching cycle, uncoupling the first intermediate node from the reference node and coupling the first intermediate node to a signal-storage element during a second portion of the first switching cycle, coupling a second winding of the transformer between the reference node and a second converter node during the second portion of the first switching cycle, and regulating a signal at the second converter node by controlling a duration of one of the first and second portions of the first switching cycle.

[0005] For example, in an embodiment, bidirectional signal converter may perform the above steps to handle power transfer between two loads. Such a voltage converter may have improved conversion efficiency and a smaller size and lower component count as compared to a conventional bidirectional voltage converter. Furthermore, such a voltage converter may be operable with a common switching scheme regardless of the direction of power transfer, and without the need for an indicator of the instantaneous direction of power flow.

BRIEF DESCRIPTION OF THE DRAWINGS

[0006] FIG. **1** is a schematic diagram of an embodiment of a bidirectional voltage converter and the sources/loads between which the converter is operable to transfer power.

[0007] FIG. **2** is a more detailed schematic diagram of an embodiment of the converter stages and transformer of the bidirectional converter of FIG. **1**.

[0008] FIG. **3** is a timing diagram the switching signals for an embodiment of the converter stages of FIG. **2** operating at a duty cycle of greater than 50%.

[0009] FIG. 4 is a plot of the voltage across the first-stage filter capacitor of FIG. 2 versus the current through the first

transformer winding of FIG. 2 while an embodiment of the first converter stage of FIG. 2 is operating in a boost mode.

[0010] FIG. **5** is a plot of the voltage across the first-stage filter capacitor of FIG. **2** versus the current through the first transformer winding of FIG. **2** while an embodiment of the first converter stage of FIG. **2** is operating in a buck mode.

[0011] FIG. **6** is a combination of the plots of FIGS. **4** and **5**, and shows a transition of an embodiment of the converter stages of FIG. **2** from the buck mode to the boost mode and vice-versa in response to a change in the direction of power transfer.

[0012] FIG. **7** is a timing diagram of the switching signals for an embodiment of the converter stages of FIG. **2** operating at a duty cycle of less than 50%.

[0013] FIG. 8A is a schematic diagram of the converter stages and transformer of FIG. 2, and an embodiment of a current sensor coupled to the converter stages for sensing the total first-stage transformer current.

[0014] FIG. **8**B is a schematic diagram of an embodiment of the controller of FIG. **1** for controlling the converter stages of FIGS. **2** and **8**A.

[0015] FIG. **9** is a schematic diagram of an embodiment of the converter stages and transformer of FIG. **2**, where the second converter stage includes a signal multiplier.

[0016] FIG. **10** is a schematic diagram of an embodiment of a bidirectional voltage converter having more than two phases.

DETAILED DESCRIPTION

[0017] Bidirectional signal converters, such as bidirectional voltage converters, may be used in applications where power is transferred back and forth between multiple loads. For example, an automotive system such as a gas-electric hybrid vehicle may have a higher-voltage battery for powering the electric drive motors (e.g., one motor per wheel), a lower-voltage battery for powering every other electrically powered component (e.g., lights, radio) of the automobile, and a bidirectional DC-DC voltage converter coupled between these two batteries. During a period of vehicle acceleration, the bidirectional converter may provide power from the lower-voltage battery to maintain a charge on the highervoltage battery; conversely, during a period of regenerative braking, the power flow may reverse such that the bidirectional converter may provide power from the higher-voltage battery (which is being recharged by the electric drive motors operating as generators) to recharge the lower-voltage battery.

[0018] Unfortunately, such bidirectional converters may have problems including poor conversion efficiency, large size and high component count, the need for an indicator of the instantaneous direction of power flow, and a respective switching scheme for each direction of power transfer.

[0019] FIG. **1** is a schematic diagram of an embodiment of a portion of a system **10** that includes sources/loads **12** and **14**, at least one motor/generator **16** that selectively receives power from and provides power to at least one of the sources/ loads, and a bidirectional DC-DC voltage converter **18** that transfers power between the two sources/loads. For example, the system **10** may be an automotive system such as a gaselectric hybrid vehicle. As discussed below, an embodiment of the bidirectional converter **18** may have improved conversion efficiency, a smaller size, and a lower component count as compared to a conventional bidirectional voltage converter. Furthermore, an embodiment of the converter **18** may be operable with a switching scheme that is at least approximately independent of the direction of power transfer, and without the need for an indicator of the instantaneous direction of power flow.

[0020] In an embodiment, the sources/loads 12 and 14 are respective first and second batteries, each of which acts as a power source while providing a current to, e.g., charge the other battery, and which acts as a load while receiving a current, e.g., a charging current from the other battery. The first and second batteries 12 and 14 generate respective first and second voltages V1 and V2, which may be equal or unequal. For example, if the system 10 is an automotive system such as a gas-electric hybrid vehicle, then the first battery 12 may be a lead-acid battery that generates a lower voltage in the range of approximately 7 Volts (V)-16 V to power, e.g., the vehicle's lights and radio, and the second battery 14 may be a lithium-ion or nickel-metal-hydride (NiMH) battery that generates a higher voltage in the range of approximately 100 V-500 V to power the at least one motor/ generator 16 while it is operating as a motor, e.g., to rotate at least one wheel of the vehicle.

[0021] The motor/generator **16** is operable as a motor while it is receiving power from at least one of the sources/loads **12** and **14**, and operates as a generator while it is providing power to at least one of the sources/loads. For example, of the system **10** is hybrid vehicle and the sources/loads **12** and **14** are batteries, then during vehicle acceleration the motor/generator **16** may act as a motor by receiving power from at least one of the batteries to rotate one or more of the vehicle wheels, and during vehicle braking the motor/generator may act as a generator to recharge at least one of the batteries (sometime called "regenerative braking").

[0022] The bidirectional voltage converter 18 includes first and second bidirectional-converter stages 20 and 22, a transformer 24, first and second current sensors 26 and 28, a controller 30, and first, second, third, and fourth converter nodes 32, 34, 36, and 38 respectively coupled to the sources/ loads 12 and 14.

[0023] The first and second stages 20 and 22 each include at least one phase 40_1 - 40_n , respectively, and operate to bidirectionally transfer power between the source/loads 12 and 14 in response to the controller 30; and as discussed below, the converter stages may also operate to step up, step down, or regulate at least one of the voltages V_1 and V_2 at the converter nodes 34 and 36 in response to the controller. For example, assume that the controller 30 causes the converter stages 20 and 22 to regulate voltage V_2 to a level that is higher than the voltage V_1 . While power is flowing from the source/load 14 (acting as a source) to the source/load 12 (acting as a load) during a first mode of operation, the first converter stage 20 may effectively step down the voltage V_2 to the voltage V_1 (the transformer 24 may assist in this stepping down as discussed below), and the first and second converter stages may cooperate to regulate the flow of current into the converter node 36 so as to regulate the voltage V_2 . And while power is flowing from the source/load 12 (acting as a source) to the source/load 14 (acting as a load) during a second mode of operation, the first stage 20 may effectively step up, or boost, the voltage V_1 to the voltage V_2 (the transformer 24 may assist in this stepping up as discussed below), and the first and second converter stages may cooperate to regulate the flow of current out from the converter node 36 (i.e., from the second stage 22 toward the sources/loads 14) so as to regulate the voltage V2.

[0024] The transformer 24 provides galvanic isolation between the sources/loads 12 and 14, and may also assist the first and second converter stages 20 and 22 with stepping up/down V_1 and V_2 . The transformer 24 includes at least one first-stage winding 44_1 - 44_w , and at least one second-stage winding 46_1 - 46_w . As discussed below in conjunction with FIG. 2, in an embodiment, the transformer 24 includes one respective first-stage winding 44 and second-stage winding 46 for each pair of converter phases 40. The turns ratio between the windings 44 and 46 determines the level to which the transformer 24 steps up/down V_1 and V_2 . For example, a turns ratio of 2:1 would cause the transformer 24 to generate across a second-stage winding 46 a voltage that is twice the voltage that is across a corresponding first-stage winding 44 while power is flowing from the source/load 12 to the source/ load 14; likewise, the same turns ratio of 2:1 would cause the transformer to generate across a first-stage winding 44 a voltage that is 1/2 the voltage across a corresponding secondstage winding 46 while power is flowing from the source/load 14 to the source/load 12.

[0025] But because the efficiency (i.e., the ratio of power out to power in) of a transformer may decrease as the turns ratio increases, as discussed below in conjunction with FIG. 2, the first and second converter stages 20 and 22 may be designed to allow the transformer 24 to have a turns ratio as low as approximately 1:1 for improved efficiency of the bidirectional converter 18.

[0026] Still referring to FIG. 1, the first and second current sensors 26 and 28 allow the controller 30 to monitor the currents to the sources/loads 12 and 14. For example, where the sources/loads 12 and 14 are batteries, the first and second current sensors 26 and 26 may allow the controller 30 to control at least one charging parameter (e.g., current) of the batteries, and to prevent overcharging of the batteries.

[0027] The controller 30 may regulate at least one of the voltages V_1 and V_2 , and, where the sources/loads 12 and 14 are batteries, may control the charging of these batteries, by controlling the operation of the first and second converter stages 20 and 22. For example, the controller 30 may control the switching duty cycle of at least one of the converter stages 20 and 22 as discussed below in conjunction with FIG. 2. Furthermore, the controller 30 may control the converter stages 20 and 22 without "knowing" the direction of power flow. That is, an embodiment of the controller 30 need not receive a signal that indicates the instantaneous direction of the power flow.

[0028] Still referring to FIG. 1, the operation of an embodiment of the system 10 is described, where, for example purposes, the system is an automotive system such as a hybrid vehicle, the sources/loads 12 and 14 are batteries (e.g., lead-acid and lithium-ion batteries, respectively), the voltage V_2 is regulated, and the voltage V_1 is unregulated (although the controller 30 may prevent overcharging of the battery 12). Furthermore, the periods of charging and discharging described below are assumed to be short enough such that the charges on the batteries 12 and 14 remain sufficiently high so that another generator (not shown, but typically run by a gasoline engine in the vehicle) need not be activated to recharge them.

[0029] During an accelerating mode of operation where the motor/generator **16** acts as a motor to rotate at least one of the wheels of the automotive system **10**, the battery **14** provides a load current that drives the motor/generator.

[0030] After a period of time that depends on the level of charge on the battery 14, the voltage V_2 begins to decrease below its regulated value.

[0031] In response to the voltage V_2 decreasing below its regulated value, the controller 30 adjusts the duty cycle of the first and second converter stages 20 and 22 such that these stages transfer power from the battery 12 to the battery 14 so as to maintain V_2 at approximately its regulated value. Specifically, the controller 30 causes the first and second converter stages 20 and 22 to sink a discharge current from the battery 12 into the first converter node 34, to convert this discharge current from the second converter node 36 so as to maintain the voltage V_2 at its regulated value by replenishing the second battery 14 with an amount of charge that is approximately equal to the charge that the battery 14 is providing to drive the motor/generation 16.

[0032] The charging of the second battery **14** by the first battery **12** may continue as long as the motor/generator **16** requires current to drive the at least one wheel of the vehicle **10**.

[0033] Next, the driver (not shown in FIG. 1) of the vehicle **10** applies the brakes such that the vehicle enters into what is often called a regenerative-braking mode.

[0034] This causes the current being drawn by the motor/ generator 16 from the battery 14 to decrease toward zero rather rapidly.

[0035] As the current drawn by the motor/generator 16 decreases, the controller 30 maintains V_2 at its regulated level by adjusting the duty cycle of the first and second converter stages 20 and 22 such that the current flowing into the converter node 34 from the battery 12, and the current flowing out from the converter node 36, decrease to compensate for the decrease in the current being drawn by the motor/generator 16.

[0036] If the driver (not shown in FIG. 1) of the vehicle 10 continues to apply the brakes, then, at some point, the motor/generator 16 begins to source a current into the battery 14. Therefore, this current from the motor/generator 16 recharges the battery 14.

[0037] In response to the current generated by the motor/ generator 16, the controller 30 continues to maintain V_2 at its regulated level by adjusting the duty cycle of the first and second converter stages 20 and 22 such that the current flowing into the converter node 34 from the battery 12, and the current flowing out from the converter node 36 to the battery 14, further decrease to compensate for the current being generated by the motor/generator 16.

[0038] If the driver (not shown in FIG. 1) of the vehicle 10 still continues to apply the brakes, then, at some point, the current needed to recharge the battery 14 becomes less than the current being generated by the motor/generator 16. Therefore, this "excess current" from the motor/generator 14 causes the voltage V_2 to increase above its desired level unless this excess current is compensated for.

[0039] To maintain the voltage V_2 at its regulated level in response to the excess current being generated by the motor/ generator 16, the controller 30 adjusts the duty cycle of the first and second converter stages 20 and 22 such that the first and second converter stages convert this excess current into a current for charging the battery 12. That is, the excess current from the motor/generator 16 flows into the converter node 36, and the controller 30 causes the first and second converter

stages 20 and 22 to convert this excess current into a charging current that flows out from the converter node 34 and into the battery 12.

[0040] Therefore, the bidirectional converter 18 allows the motor/generator 16 to recharge not only the battery 14, but the battery 12 as well.

[0041] If the driver (not shown in FIG. 1) of the vehicle 10 still continues to apply the brakes, then, at some point, the voltage V_1 across the recharging battery 12 may equal or exceed a first charging-threshold voltage, thus indicating that the charging current into the battery 12 is to be reduced to a "trickle" so as to apply a "trickle charge" to the battery—trickle charging a battery may prevent damage to the battery caused by, e.g., overcharging.

[0042] Therefore, the controller **30** may generate a trickle current to continue the recharging of the battery **12** in a number of ways.

[0043] For example, the controller **30** may adjust the duty cycle of the first and second converter stages **20** and **22** so that the charging current flowing out from the node **34** and being monitored by the current sensor **26** does not exceed a specified trickle-value. Or, the controller **30**, in addition to regulating the voltage V_2 , may also regulate the voltage V_1 to a specified level such that the battery **12** is recharged via an approximately constant voltage applied across the battery.

[0044] But limiting the current flowing out from the convert node **34** or regulating the voltage V_1 may allow the excess current from the motor/generator **16** to increase V_2 above its regulated level, because now the converter **18** does "absorb" all of this excess current.

[0045] Therefore, the controller **30** may deactivate the motor/controller **16** from generating a current, may control an optional circuit (not shown in FIG. **1**) between the motor/ generator and the battery **14** to limit or block the current from the motor/generator, or may control another optional circuit (not shown in FIG. **1**) between the converter **18** and the battery **12** to generate the trickle current and to divert any additional current flowing out from the converter node **34** to a dissipative load such as a resistor.

[0046] If the driver (not shown in FIG. 1) of the vehicle 10 still continues to apply the brakes, then, at some point, the voltage V_1 on the recharging battery 12 may equal or exceed a fully-charged threshold voltage, thus indicating that the charging current into the battery 12 is to be reduced to zero, i.e., terminated.

[0047] Therefore, the controller 30 may terminate the current flowing into the battery 12 in a number of ways.

[0048] For example, the controller 30 may adjust the duty cycle of the first and second converter stages 20 and 22 so that zero current flows out from the converter node 34.

[0049] But this may allow the excess current from the motor/generator 16 to increase the voltage V_2 above its regulated level, because now the converter 18 does not absorb all of this excess current.

[0050] Therefore, the controller **30** may deactivate the motor/controller **16** from generating a current, may control an optional circuit (not shown in FIG. **1**) between the motor/generator and the battery **14** to limit or block the current from the motor/generator, or may control another optional circuit (not shown in FIG. **1**) between the converter **18** and the battery **12** to block current from entering the battery **12** and to divert any current flowing out from the converter node **34** to a dissipative load such as a resistor.

[0051] Still referring to FIG. 1 and to the above-described embodiment of the system 10 and to the above-described example of operation of the system, at no time does the above-described embodiment of the controller 30 require a signal from, for example, a microprocessor, to notify the controller of the direction of the converter-node 36 current. By regulating the voltage V_2 regardless of the power-transfer direction, the controller 30 allows a smooth transition of the converter-node-34 and converter-node 36 currents from one direction to the other.

[0052] Furthermore, the above-described embodiment of the controller 30 need not change the switching scheme (e.g., switching timing, duty cycle) of the first and second converter stages 20 and 22 in dependence on the power-transfer direction. Instead, the controller 30 may adjust the duty cycle of the converter stages 20 and 22 as needed to regulate the voltage V_2 to a desired level.

[0053] Still referring to FIG. 1, alternate embodiments of the system 10 are contemplated. For example, instead of a single controller 30, the bidirectional converter 18 may include multiple controllers to perform the above-described actions. Furthermore, although described as being positive, at least one of the voltages V_1 and V_2 may be negative. Moreover, the system 10 may be other than an automotive system. In addition, at least one of the sources/loads 12 and 14 may be other than a battery, for example a bank of super capacitors. Furthermore, the controller 30 may control the charging of the battery 14 in a manner similar to that in which the controller controls the charging of the battery 12.

[0054] FIG. **2** is a schematic diagram of the first and second converter stages **20** and **22** and of the transformer **24** of a two-phase embodiment of the bidirectional converter **18** of FIG. **1**. As discussed below, an embodiment of the converter **18** may provide one or more advantages, including:

a) allowing the transformer **24** to have a relatively low turns ratio (e.g., 1:1) for improved transformer efficiency;

b) eliminating the need for a pre-regulator circuit on either side of the transformer 24 to reduce the component count and size of the converter 18;

c) allowing the transistors to switch under zero-voltageswitching (ZVS) or zero-current-switching (ZCS) conditions in most circumstances for improved efficiency of the converter **18**, and to reduce the size of one or more components of the converter in high-frequency applications;

d) allowing the first converter stage **20** to operate as a current multiplier (e.g., a current doubler) while the converter **18** is providing a current (e.g., a charging current) to the source/load **12** (FIG. **1**) so as to reduce the sizes of at least some of the components of the converter **18**;

e) allowing the first converter stage 20 to operate as a multiphase boost circuit while the converter 18 is providing a current (e.g., a charging current) to the source/load 14 (FIG. 1) so as to allow elimination of at least one pre-regulator circuit from the converter 18 and to allow a relatively low turns ratio for the transformer 24;

f) allowing the controller **30** (FIG. **1**) to be constructed from a commercially available power-supply controller, with perhaps minor modifications;

g) reducing the ripple-voltage components of the voltages V_1 and V_2 due to the multiphase structure of the converter **18**; and h) modulizing the converter **18** to allow phase dropping for improving the light-load efficiency of the converter.

[0055] The first converter stage 20 of the bidirectional converter 18 includes phase inductors 50 and 52 having induc-

tances L_1 and L_2 , low-side switching transistors 54 and 56, which receive switching signals S1 and S2 from the controller 30 (FIG. 1), high-side switching transistors 58 and 60, which receive switching signals S3 and S4 from the controller, and a filter capacitor $\mathbf{62}$ having a capacitance $C_1.$ The inductor $\mathbf{50}$ and transistors 54 and 58 form a first phase of the converter 18, and the inductor 52 and transistors 56 and 60 form a second phase of the converter. The number of phases (two phases in this embodiment) in the first converter stage 20 may be considered the number of phases in the bidirectional converter 18. For example, one may refer to the converter 18 as a two phase converter of the first converter stage 20 has two phases. As discussed below, the first converter stage 20 operates as a boost converter while power is flowing from the converter node 34 to the converter node 36, and operates as a buck converter while power is flowing from the converter node 36 to the converter node 34.

[0056] The second converter stage 22 of the bidirectional converter 18 includes high-side switching transistors 64 and 66, which receive switching signals P_1 and P_2 from the controller 30 (FIG. 1), low-side switching transistors 68 and 70, which receive switching signals P_3 and P_4 from the controller, and a filter capacitor 72 having a capacitance C_2 . The transistors 64 and 70 form a first half-bridge of the second stage 22, and the transistors 66 and 68 form a second half-bridge of the converter. As discussed below, the second stage 22 operates as a synchronous full-wave rectifier while power is flowing from the converter node 34 to the converter node 36, and operates as a DC-AC converter (a DC-to-square-wave converter in an embodiment) while power is flowing from the converter node 36 to the converter node 34.

[0057] The transformer 24 includes a first-stage winding 44 that may be modelled as having a leakage inductance L_{k1} , a second-stage winding 46 that may be modelled as having a leakage inductance L_{k2} , and the transformer itself may be modelled as having a magnetizing (sometimes called a coupling) inductance L_m .

[0058] FIG. **3** is a timing diagram of the signals S_1 - S_4 and P_1 - P_4 of FIG. **2** while an embodiment of the converter **18** of FIG. **2** is operating with a duty cycle greater than 50% to transfer power in other direction. Although in this embodiment the "duty cycle" of the stage **20** and **22**, and thus of the converter **18**, is defined as the ratio of the logic-high portion of the S_1 switching period to the total S_1 switching period, other definitions of the "duty cycle" are contemplated.

[0059] Referring to FIGS. 2 and 3, first is described an operational mode of an embodiment of the converter 18 where the converter has duty cycle of greater than 50% and is transferring power from the converter node 34 to the converter node 36 (i.e., from the first converter stage 20 to the second converter stage 22). In this mode of operation, the first converter stage 20 operates as a boost converter (a two-phase boost converter in the described embodiment), and the second converter stage 22 operates as a synchronous full-wave rectifier. Furthermore, the delay periods dd, are fixed durations that are independent of the duty cycle, and may be generated by the controller 30 to allow at least some of the transistors to achieve at least approximately ZVS or ZCS as described below. In contrast, the periods D_x depend on the duty cycle. [0060] At a time t_1 , the signal S_1 has an inactive-logic-low level, the signal S₂ has an active-logic-high level, the signal S₃ is transitioning from an active logic low level to an active logic high level, and the signal S₄ has an inactive-logic-low level; therefore, the transistor 54, operating as a switch, is off, the transistor **56** is on, the transistor **58** is transitioning from off to on, and the transistor **60** is off. Furthermore, the signals P_2 and P_3 are transitioning from active logic-low to active logic-high levels, and the signals P_1 and P_4 have inactive logic-low levels; therefore, the transistors **66** and **68** are transitioning from off to on, and the transistors **64** and **70** are off. **[0061]** Because the transistor **54** has been off for at least a delay period dd₁ before the transistor **58** turns on, at least a portion of the boost current flowing out from the inductor **50** is flowing through the body diode of the transistor **58** (the other portion of the inductor **50** boost current, $I_{firstwinding}$, is flowing through the first-stage winding **44**) to the capacitor **62**, and is thus charging the capacitor.

[0062] Therefore, while the transistor **58** is turning on, it does so with approximately zero volts (e.g., a diode drop of approximately 0.6 V-0.7 V) across it; in this way, the controller **30** (FIG. **1**) causes the transistor **58** to achieve, at least approximately, ZVS, thus rendering the power consumed by this transistor during its switching period relatively low. Therefore, the ZVS of the transistor **58** may improve the efficiency of the bidirectional converter **18** as compared to a conventional bidirectional diode converters.

[0063] Also, because the transistor **54** has been off for at least a delay time dd₁ before the transistors **66** and **68** turn on, one of the following two scenarios is possible: 1) the current $I_{firstwinding}$ flowing through the first-stage winding **44** induces in the second-stage winding **46** a current $I_{secondwinding}$ that is high enough to forward bias the body diodes of the transistors **66** and **68**, and to thus flow through this body diode, through the body diode of the transistor **68** back to the winding **46**, or 2) the current $I_{secondwinding}$ induced in the winding **46** is not high enough to forward bias the body diodes of the transistors **66** and **68**.

[0064] Therefore, in the first scenario, while the transistors 66 and 68 are turning on, they do so with approximately zero Volts (e.g., a diode drop of approximately 0.6V-0.7 V) across them; in this way, the controller 30 (FIG. 1) allows these transistors to achieve, at least approximately, ZVS, thus rendering the power consumed by the transistors 66 and 68 during their switching relatively low. Alternatively, in the second scenario, while the transistors 66 and 68 are turning on, they do so with approximately zero current through them; in this way, the controller 30 (FIG. 1) allows the transistors 66 and 68 to achieve, at least approximately, ZCS, thus also rendering the power consumed by the transistors 66 and 68 during their switching relatively low. Therefore, in either scenario, the respective ZVS or ZCS of the transistors 66 and 68 may further improve the efficiency of the converter 18 as compared to a conventional bidirectional converters. Furthermore, because the second scenario (ZCS) may hold even if the transistors 66 and 68 turn on at approximately the same time as the transistor 54, the controller 30 may transition the signals P₂ and P₃ to active high levels at approximately the same time that it transitions the signal S_1 to an inactive low level.

[0065] Next, during a period D_1 , the signal S_1 is inactive low, the signal S_2 is active high, the signal S_3 is active high, and the signal S_4 is inactive low; therefore, the transistor **54** is off, the transistors **56** and **58** are on, and the transistor **60** is off. Furthermore, the signals P_2 and P_3 are active high, and the signals P_1 and P_4 are inactive low: therefore, the transistors **66** and **68** are on, and the transistors **64** and **70** are off.

[0066] Therefore, the boost current from the inductor **50** flows through the on transistor **58**, and, therefore, this current,

which was previously flowing through the body diode of the transistor **58**, continues to charge the capacitor **62**, and the voltage V_{C1} across the capacitor (the on transistors **56** and **58** couple the capacitor C_1 , and thus the voltage V_{C1} , across the winding **44**) causes the current $I_{firstwinding}$ to flow through the first-stage winding **44**; therefore, the magnetically induced current $I_{secondwinding}$ flows through the second-stage winding **46** and the transistors **66** and **68** to charge the capacitor C_2 . [**0067**] Furthermore, an inductor-charging current flows out from through the inductor **52** and into the transistor **56**.

[0068] Moreover, because the first-stage winding **44** is connected across the capacitor **62** by the on transistors **56** and **58**, the voltage across the winding **44** is effectively clamped to the voltage V_{C1} across the capacitor **62**. This also clamps the voltage across the second-stage winding **46** to V_{C1}× turns ratio of the transformer **24** (where the turns ratio is 1:1, then the voltage across the second winding **46** is also clamped to V_{C1}). Therefore, this limits the voltage across, the thus the voltage stress applied to, the transistors **66** and **68**. Consequently, this may allow the bidirectional converter **18** to include smaller transistors **66** and **68** as compared to a conventional bidirectional converter.

[0069] Still during the period D₁, the boost current from the inductor **50** may remain relatively constant, but the current I_{*firstwinding*} through the first-stage winding **44** is increasing due to the voltage V_{C1} from the capacitor **62** being applied across the first-stage winding.

[0070] Therefore, when the current $I_{firstwinding}$ through the first-stage winding **44** exceeds the boost current from the inductor **50**, a current flows from the capacitor **62**, through the transistor **58**, and through the first-stage winding to make up the difference between the first-stage winding current $I_{firstwinding}$ and the boost current. That is the current from the capacitor **62** equals the difference between the boost current from the source by the capacitor **62** equals the difference between the boost current from the inductor **50** and the current $I_{firstwinding}$. As time passes during the period D_1 , the current sourced by the capacitor **62** to the first-stage winding **44** increases, and the boost current from the inductor **50** may stay substantially constant or decrease, although such a decrease, if it occurs, may be negligible.

[0071] At a time t_2 , the controller **30** transitions the signal S_3 from an active logic-high level to an inactive logic-low level, thus turning off the transistor **58**. Furthermore, the controller **30** transitions the signals P_2 and P_3 to an inactive logic-low level, thus turning off the transistors **66** and **68**.

[0072] During a delay period dd₂, because the current $I_{firstwinding}$ through the first-stage winding **44** does not change instantaneously, the portion of $I_{firstwinding}$ supplied by the capacitor **62** before the transistor **58** was turned off (at time t_2) is now supplied through the body diode of the transistor **54**. The duration of the period dd₂ may be at least long enough to allow the body diode of the transistor **54** to begin to conduct. Furthermore, the induced current $I_{secondwinding}$ through the second-stage winding **46** flows through the body diodes of the transistors **66** and **68**.

[0073] Also during the delay period dd_2 , an inductor-charging current continues to flow from the inductor 52 through the transistor 56 to ground.

[0074] At a time t_3 , the controller **30** transitions the switching signal S_1 to an active logic-high level, thus turning on the transistor **54**. But because the body diode of the transistor **54** is already conducting per above, this transistor achieves at least approximately ZVS, which may improve the efficiency of the converter **18**. Furthermore, instead of transitioning the

signals P_2 and P_3 to inactive logic-low levels at time t_2 , the controller **30** may so transition P_2 and P_3 at time t_3 to reduce the time that the second-stage-winding current $I_{secondwinding}$ flows through the body diodes of the transistors **66** and **68**, and to thus improve the efficiency of the bidirectional converter **18**.

[0075] Next, during a period D_2 , both the transistors **54** and **56** are on, thus effectively connecting together both end nodes of the first-stage winding **44**. If the period D_2 is long enough, then the current $I_{firstwinding}$ through the first winding **44** caused by the discharging of the leakage inductance L_{k1} will decay to zero, and thus the current $I_{secondwinding}$ through the second-stage winding **46** will also decay to zero. As discussed below, this may allow the transistors **64** and **70** to achieve at least approximately ZCS.

[0076] Then, at a time t_4 , the controller 30 transitions the signal S₂ to an inactive logic-low level, and thus turns off the transistor 56. Furthermore, the controller 30 may transition the signals P₁ and P₄ to active logic-high levels to turn on the transistors 64 and 70; if, per above, the current through the second-stage winding 46 has decayed to zero, then the transistors 64 and 70 achieve at least approximately ZCS.

[0077] During a delay period dd_3 , the boost current from the inductor 52 that was flowing through the transistor 56 before it was turned off now flows toward the first winding 44. [0078] But because the current I_{firstwinding} through the firststage winding 44 cannot change instantaneously (from, e.g., zero as discussed above), the voltage at the node between the inductor 52 and the first-stage winding increases until the body diode of the transistor 60 begins to conduct this boost current—the delay period dd₃ may be at least long enough to allow the body diode of the transistor 60 to begin to conduct. This current through the body diode of the transistor 60 charges the capacitor 62.

[0079] At a time t_5 , the controller **30** (FIG. 1) transitions the switching signal S_4 from an inactive logic-low level to an active logic-high level, thus turning on the transistor **60**.

[0080] But because the body diode of the transistor **60** is conducting at least a portion of the boost current from the inductor **52** at the time t_5 , this transistor achieves at least approximately ZVS, which may thus improve the efficiency of the bidirectional converter **18** as compared to a conventional bidirectional converter.

[0081] Also at time t_5 , the controller **30** (FIG. 1) may transition the signals P_1 and P_4 to active logic-high levels to turn the transistors **64** and **70** on at the time t_5 instead of at the time t_4 .

[0082] But even when turned on at the time t_5 , the transistors 64 and 70 achieve at least approximately ZVS or ZCS, thus potentially improving the efficiency of the converter 18. If the current $-I_{secondwinding}$ through the second-stage winding **46**, which current is induced by the current $-I_{firstwinding}$ through the first-stage winding 44, is not high enough at the time t_5 to turn on the body diodes of the transistors 64 and 70, then at least this current is low enough to allow the transistors 64 and 70 to achieve at least approximately ZCS. But if the current $-I_{secondwinding}$ through the winding 46 is high enough to turn on the body diodes of the transistors 64 and 70, then the transistors 64 and 70 achieve at least approximately ZVS. Note that -I_{firstwinding} flows through the first-stage winding 44 in a direction opposite to the direction indicated by the respective arrow in FIG. 2; likewise, -Isecondwinding flows through the second-stage winding 46 in a direction opposite to the direction indicated by the respective arrow in FIG. 2.

[0083] During a period D_3 , the signal S_2 is inactive logic low, the signal S_1 is active logic high, the signal S_4 is active logic high, and the signal S_3 is inactive logic low; therefore, the transistor **54** is on, the transistors **56** and **58** are off, and the transistor **60** is on. Furthermore, the signals P_2 and P_3 are inactive logic low, and the signals P_1 and P_4 are active logic high: therefore, the transistors **66** and **68** are off, and the transistors **64** and **70** are on.

[0084] Therefore, the boost current from the inductor **52** flows through the on transistor **60**, and, therefore, this current, which was previously flowing through the body diode of the transistor **60**, continues to charge the capacitor **62**, and the voltage $-V_{C1}$ causes the current $-I_{firstwinding}$ to flow through the first-stage winding **44**; therefore, an induced current $-I_{sec}$ -ondwinding flows through the winding **46** and the transistors **64** and **70** to maintain the voltage V_2 across the capacitor C_2 at a desired level.

[0085] Furthermore, during the period D_3 , an inductorcharging current flows through the inductor 50 and the transistor 54 to ground.

[0086] Moreover, because the first-stage winding **44** is connected across the capacitor **62** by the on transistors **54** and **60**, the voltage across the first-stage winding is effectively clamped to the voltage $-V_{C1}$ across the capacitor—the "–" sign indicates that the polarity of V_{C1} relative to the first-stage winding **44** causes a current $-I_{firstwinding}$ to flow through the first-stage winding. This also clamps the voltage across the second-stage winding **46** to $-V_{C1} \times$ the turns ratio of the transformer **24** (where the turns ratio is 1:1, then the voltage across the second-stage winding is also clamped to $-V_{C1}$). Therefore, this limits the voltage across, the thus the voltage stress applied to, the transistors **64** and **70**. Consequently, this may allow the bidirectional converter **18** to include smaller transistors **64** and **70** as compared to a conventional bidirectional converter.

[0087] Still during the period D_3 , the boost current from the inductor **52** may remain relatively constant, but the current $-I_{firstcurrent}$ through the first-stage winding **44** is increasing due to the voltage $-V_{C1}$ from the capacitor **62** being applied across the first-stage winding.

[0088] Therefore, when the current $-I_{firstwinding}$ through the first winding 44 exceeds the boost current from the inductor 52, a current sourced by the capacitor 62 flows through the transistor 60 and into the first-stage winding to make up the difference between the current $-I_{firstwinding}$ and the boost current. As time passes during the period D₃, the portion of the current $-I_{firstwinding}$ sourced by the capacitor 62 increases, and the boost current from the inductor 52 may stay substantially constant or decrease, although such a decrease, if it occurs, may be negligible.

[0089] At a time t_6 , the controller **30** (FIG. **1**) transitions the signal S_4 from an active logic-high level to an inactive logic-low level, thus turning off the transistor **60**.

[0090] Also at the time t_6 , the controller **30** transitions the signals P_1 and P_4 from an active logic-high level to an inactive logic-low level, thus turning off the transistors **64** and **70**.

[0091] During a delay period dd₄, because the current $-I_f$ *irstwinding* through the first-stage winding **44** does not change instantaneously, the portion of this current supplied by the capacitor **62** before the transistor **60** was turned off at the time t_6 is now supplied through the body diode of the transistor **56**. The duration of the period dd₄ may be at least long enough to allow the body diode of the transistor **56** to begin to conduct.

[0092] Also during the delay period dd_4 , an inductor-charging current continues to flow from the inductor 50 and through the transistor 54 to ground.

[0093] Furthermore during the delay period dd_4 , the current $-I_{secondwinding}$ still flowing through the second-stage winding 46 continues to flow through the body diodes of the transistors 64 and 70.

[0094] At a time t_7 , the controller **30** transitions the switching signal S_2 to an active logic-high level, thus turning on the transistor **56**. But because the body diode of the transistor **56** is already conducting per above, the transistor **56** achieves at least approximately ZVS, which may improve the efficiency of the converter **18**. Furthermore, instead of transitioning the signals P_1 and P_4 to inactive logic-low levels at the time t_6 , the controller **30** may so transition P_1 and P_4 at the time t_7 to reduce the time that the second-stage winding current $-I_{sec}$ -ondwinding flows through the body diodes of the transistors **64** and **70**, and to thus improve the efficiency of the bidirectional converter **18**.

[0095] Next, during a period D_4 , both the transistors **54** and **56** are on, thus effectively connecting together the end nodes of the first-stage winding **44**. If the period D_4 is long enough, then the current $-I_{firstwinding}$ through the first-stage winding **44** caused by the leakage inductance L_{k1} will decay to zero, and thus the current $-I_{secondwinding}$ through the second winding **46** will also decay to zero. This allows at least approximately ZCS of the transistors **66** and **68** (e.g., at the time t₈ or t₉ per below) in a manner similar to that discussed above for the transistors **64** and **70**.

[0096] Then, at a time t_8 , the controller 30 transitions the signal S_1 to an inactive logic-low level, and thus turns off the transistor 54.

[0097] Next, during a delay period dd_5 the boost current from the inductor 50 that was flowing through the transistor 54 causes the body diode of the transistor 58 to conduct.

[0098] Then, the above-described cycle repeats.

[0099] Still referring to FIGS. **2** and **3**, alternate embodiments of the above-described boost operation are contemplated. For example, at least one of the delay periods dd_1 - dd_5 may be omitted, although this may reduce the efficiency of the bidirectional converter **18**.

[0100] FIG. **4** is a plot of the voltage V_{C1} across the capacitor **62** of FIG. **2** versus the current $I_{firstwinding}$ through the first-stage transformer winding **44** of FIG. **2** while an embodiment of the bidirectional converter **18** is operating in a boost mode. The voltage V_{C1} is plotted along the x-axis, and the current $I_{firstwinding}$, scaled by a value $Z_0=1/C_1$, is plotted along the y-axis.

[0101] Referring to FIGS. 2-4, the operation of an embodiment of the bidirectional converter 18 of FIGS. 1-2 in boost mode with a duty cycle of greater than 50% is again discussed, but this time in terms of the voltage V_{C1} across the capacitor 62 and the current $I_{firstwinding}$ through the first-stage transformer winding 44. As discussed below in conjunction with FIG. 6, analyzing the operation in view of V_{C1} and the current $I_{firstwinding}$ illustrates how an embodiment of the bidirectional converter 18 may smoothly transition from transferring power in one direction to transferring power in the other direction.

[0102] As discussed above in conjunction with FIGS. **2** and **3**, at the time t_1 (FIG. **3**), which corresponds to point **80** of FIG. **4**, the controller **30** transitions the signal S_3 to an active logic-high level to turn the transistor **58** on, and the current $I_{firstwinding}$ is, for example purposes, assumed to be zero due to

the transistors **54** and **56** connecting together the end nodes of the first-stage winding **44** before t_1 . Assuming that $I_{firstwinding}$ is zero is a valid assumption where the delay time dd₁ between the falling edge of S₁ and the rising edge of S₃ is long enough to allow the body diode of the transistor **58** to conduct so that this transistor achieves at least approximately ZVS.

[0103] During the period D_1 of FIG. 3, which corresponds to the curve 82 in FIG. 4, the capacitor 62 begins to charge, and, therefore, V_{C1} begins to rise, due to a first portion of the boost current from the inductor 50 flowing through the transistor 58 and into the capacitor. Also, the current I_{firstwinding} begins to increase, and is equal to a second portion of the boost current from the inductor 50.

[0104] Because the on transistors **56** and **58** apply the voltage V_{C1} across the first-stage winding **46**, the current $I_{firstwind^-}$ ing continues to increase.

[0105] At a point 84 of the curve 82, $I_{firstwinding}$ begins to exceed the boost current through the inductor 50.

[0106] Therefore, this excess portion of $I_{firstwinding}$ —this excess portion being the difference between $I_{firstwinding}$ and the boost current through the inductor **50**—is sourced by the capacitor **62**, thus causing V_{C1} to begin to decrease (i.e., the capacitor **62** is discharging).

[0107] It is assumed that the delay dd_2 is short enough that it can be ignored for purposes of this analysis, such that at the time t_3 of FIG. **3** and at a point **86** of FIG. **4**, the controller **30** (FIG. **1**) transitions the signal S_1 to an active logic-high level and the signal S_3 to an inactive logic-low level to turn on the transistor **54** and to turn off the transistor **58**.

[0108] Therefore, because the capacitor **62** is isolated from the first-stage winding **44**, the voltage V_{C1} remains at a constant value, and because both transistors **54** and **56** are on to couple together the end nodes of the first-stage winding **44**, the current $I_{firstwinding}$ quickly decays to zero along a line **88** of FIG. **4**, such that the state of the bidirectional converter **18** has returned to the point **80** of FIG. **4**.

[0109] Assuming, for purposes of explanation, that the inductance L_1 of the inductor **50** is significantly (e.g., ten times or more) greater than the leakage inductance L_{k1} of the first-stage winding **44**, then one may model the inductance **50** as a current source during the period D_1 .

[0110] Therefore, making this assumption, one may show that the curve **82** and the points **84** and **86** lie on a circle having a center **90** at a point (V_2 ·TR, $Z_0I_{inductor50}$) and a radius R_1 given by the following equation:

$$R_1 = \sqrt{(V_{co1} - V_2 \cdot \text{TR})^2 + (Z_0 I_{inductor50})^2}$$
(1)

where V_{C01} is the value of V_{C1} at point **91** of FIG. **4** when $I_{firstwinding}=0$, and TR is the turns ratio of the transformer **24** (FIG. **2**) looking at the first-stage side from the second-stage side.

[0111] And an angle θ_1 between the line **88** and a radius R to the point **91** is given by the following equation:

$$\theta_1 = \arctan \frac{V_{C01} - V_2 \cdot TR}{Z_0 I_{inductor50}}$$
(2)

[0112] In an embodiment, the point **91** is not coincident with the point **80** because the voltage across the first-stage winding **44** must exceed V_2 -TR before a nonzero current $I_{firstwinding}$ begins to flow. This is because the on transistors **66** and **68** effectively clamp the right side of L_{k1} (FIG. **2**) to

V₂·TR, so in order to cause a current to flow through the first-stage winding **44**, the voltage on the left side of L_{k1} must be greater than V₂·TR, even if only by a small amount (the amount shown in FIG. **4** may be exaggerated for clarity). Therefore, for example, where the transistor **58** turns on at the beginning of the delay period dd₁ such that it does not achieve ZVS, then the voltage V_{C1} across the capacitor may increase to V_{c01}+V₂·TR before a nonzero current I_{firstwinding} begins to

flow through the first-stage winding 44. **[0113]** In another embodiment, the point 91 is substantially coincident with the point 80. If the transistor 58 turns on at the time t₁, and thus achieves ZVS, the diode drop across the body diode of the transistor 58 may increase the voltage at the left side of L_{k1} enough so that a nonzero current I_{firstwinding} begins to flow at substantially the same time as the capacitor 62 begins to charge (i.e., at substantially the same time as the voltage V_{C1} begins to increase). Therefore, in such an embodiment equations (1) and (2) reduce to the following equations.

$$R_1 = \sqrt{(V_{co1} - V_2 \cdot TR = 0)^2 + (Z_0 I_{inductor50})^2} = Z_0 I_{inductor50}$$
(3)

$$\theta_1 = \arctan \frac{V_{C01} - V_2 \cdot TR = 0}{Z_0 I_{inductor50}} = 0$$
⁽⁴⁾

[0114] In yet another embodiment where a nonzero current $I_{firstwinding}$ begins to flow before the capacitor **62** begins to charge, the point **91** may be above, if only slightly, the point **80** on the line **88**, in which case the angle θ_1 remains equal to zero, and the radius R_1 is reduced from its value in equation (3) by the magnitude of $I_{firstwinding}$ when the capacitor **62** begins to charge (i.e., when V_{C1} begins to increase). This situation may occur if the transistor **58** turns on at the time t_1 , and the voltage across the body diode of this transistor causes a nonzero current $I_{firstwinding}$ to flow before the body diode begins to conduct.

[0115] Still referring to FIG. **4**, continuing on, during the period D_2 , the current $I_{firstwinding}$ through the first-stage winding **44** remains at zero, and, therefore, the operating condition of the bidirectional converter **18**, particularly of the first converter stage **20**, remains at the point **80** of FIG. **4**.

[0116] Next, for purposes of this analysis, it is assumed that the delay dd_3 is short enough to be ignored, such that at the time t_5 the controller **30** (FIG. 1) transitions the signal S_2 to an inactive logic-low level and the signal S_4 to an active logic-high level, thus turning off the transistor **56** and turning on the transistor **60**.

[0117] During the period D_3 , which corresponds to the curve **92** in FIG. **4**, the capacitor **62** begins to charge, and, therefore, V_{C1} begins to rise from the point **91**, due to a first portion of the boost current from the inductor **52** flowing through the transistor **60** and into the capacitor, and the current $-I_{firstwinding}$ begins to increase, and is equal to a second portion of the boost current from the inductor **52**. As explained above in conjunction with FIGS. **2-3**, the current $-I_{firstwinding}$ is negative because it is flowing through the winding **44** in a direction opposite to its direction during the period D_1 ; this is why the curve **92** is in the lower-right quadrant of the plot of FIG. **4**. Furthermore, for purposes of this analysis, it is assumed that the inductance L_2 of the inductor **52** equals the inductance L_1 of the inductor **50**.

[0118] Because the voltage $-V_{C1}$ is across the first-stage winding 44, the magnitude of the current $-I_{firstwinding}$ continues to increase.

[0119] At a point 94 of the curve 92, the magnitude of $-I_{firstwinding}$ begins to exceed the boost current from the inductor 52.

[0120] Therefore, this excess portion of $-I_{firstwinding}$, which is equal to the difference between the magnitudes of $-I_{f}$, *irstwinding* and the boost current through the inductor **52**, is sourced by the capacitor **62**, thus causing the magnitude of $-V_{C1}$ to begin to decrease.

[0121] For purposes of this analysis, it is assumed that the delay dd_4 is short enough that it can be ignored, such that at the time t_7 of FIG. **3** and at a point **96** of FIG. **4**, the controller **30** (FIG. **1**) transitions the signal S_2 to an active logic-high level and the signal S_4 to an inactive logic-low level to turn on the transistor **56** and to turn off the transistor **60**.

[0122] Therefore, because the capacitor **62** is isolated from the first-stage winding **44**, the voltage $-V_{C1}$ remains at a constant value, and because both transistors **54** and **56** are on, the current $-I_{firstwinding}$ quickly decays to zero along a line **98** of FIG. **4**, such that the state of the bidirectional converter **18** has returned to the stable point **80** of FIG. **4** where the current $-I_{firstwinding}$ is zero and the voltage $-V_{C1}$ is unchanging.

[0123] In an embodiment where the inductance L_2 of the inductor **52** is significantly (e.g., ten times or more) greater than the leakage inductance L_{k1} of the first-stage winding **44**, then one may model the inductor **52** as a current source during the period D_3 .

[0124] Therefore, making this assumption, one may show that the curve **92** and the points **94** and **96** lie on a circle having a center **100** at a point (V_2 ·TR, $-Z_0I_{inductor52}$) and a radius R_1 given by the following equation:

$$R_1 = \sqrt{V_{\rm C01} - V_2 \cdot \rm TR}^2 + (Z_0 I_{\rm inductor52})^2$$
(5)

where V_{C0} is the value of V_{C1} at the point **91** of FIG. **4** when $-I_{firstwinding}=0$.

[0125] And an angle θ_2 between the line **98** and a radius R to the point **91** of FIG. **4** is given by the following equation:

$$\theta_2 = \arctan \frac{V_{C01} - V_2 \cdot TR}{Z_0 I_{inductor52}}$$
(6)

[0126] As discussed above, in an embodiment, the point **91** is not coincident with the point **80** because the voltage across the first-stage winding **44** must exceed zero before a nonzero current $-I_{firstwinding}$ begins to flow. This is because the on transistors **64** and **70** effectively clamp the right side of L_{k1} (FIG. **2**) to $-V_2$ TR, so in order to cause a current to flow through the first-stage winding **44**, the magnitude of the voltage on the bottom side of the first-stage winding must be greater than V_2 TR, even if only by a small amount (the amount shown in FIG. **4** may be exaggerated for clarity). Therefore, for example, where the transistor **60** turns on at the beginning of the delay period dd₃ such that it does not achieve ZVS, then the voltage V_{C1} across the capacitor may increase to $V_{c0}+V_2$ TR before a nonzero current $-I_{firstwinding}$ begins to flow through the first-stage winding **44**.

[0127] In another embodiment, the point **91** is substantially coincident with the point **80**. If the transistor **60** turns on at the time t_5 , and thus achieves ZVS, the diode drop across the body diode of the transistor **60** may increase the voltage at the

bottom side of the first-stage winding **44** enough so that a nonzero current $-I_{firstwinding}$ begins to flow at substantially the same time as the capacitor **62** begins to charge (i.e., at substantially the same time as the voltage V_{C1} begins to increase). Therefore, in such an embodiment equations (1) and (2) reduce to the following equations.

$$R_1 = \sqrt{(V_{co1} - V_2 \cdot TR = 0)^2 + (Z_0 I_{inductor52})^2} = Z_0 I_{inductor52}$$
(7)

$$\theta_1 = \arctan \frac{V_{C01} - V_2 \cdot TR = 0}{Z_0 I_{inductor52}} = 0$$
(8)

[0128] In yet another embodiment where a nonzero current $-I_{firstwinding}$ begins to flow before the capacitor **62** begins to charge, the point **91** may be below, if only slightly, the point **80** on the line **98**, in which case the angle θ_2 remains equal to zero, the radius R_1 is reduced from its value in equation (7) by the magnitude of $-I_{firstwinding}$ when the capacitor **62** begins to charge (i.e., when V_{C1} begins to increase), and the point **91** for this mode is different than the point **91** for the above described mode (i.e., there are effectively two points **91**). This situation may occur if the transistor **62** turns on at the time t_5 , and the voltage across the body diode of this transistor causes a non-zero current $-I_{firstwinding}$ to flow before the body diode begins to conduct.

[0129] Still referring to FIG. 4, one may see that where the duty cycle of the bidirectional converter 18 (FIG. 2) in boost mode is greater than 50%, the plot of the current $I_{firstwinding}$ and the capacitor voltage \mathbf{V}_{C1} follows a "distorted" figure eight, starting from point 80, to the point 91, along the curve 82 to the point 86, from the point 86 along the line 88 back to the point 80, from the point 80 to the point 91 and along the curve 92 to the point 96, and from the point 96 along the line 98 back to the point 80. A similar smooth transition may be shown for the other scenarios (i.e., where the point 91 coincides with the point 80, or where the point 91 has a nonzero coordinate along the y-axis). Therefore, the current Ifirstwind ing smoothly transitions from one direction to another through the zero-current point 80; consequently, the current I_{second} winding through the second-stage winding 46 likewise smoothly transitions through its zero point. And, as discussed below in conjunction with FIG. 6, such a smooth transition of Ifirstwinding and Isecondwinding may also occur when the direction of power transfer changes.

[0130] Referring again to FIGS. 2 and 3, now is described a buck operational mode of an embodiment of the converter 18, where the converter has a steady-state duty cycle of greater than 50% (i.e., S_1 and S_2 are logic high for more than 50% of the switching period), and is transferring power from the converter node 36 to the converter node 34 (i.e., from the second stage 22 to the first stage 20). In this mode of operation, the first converter stage 20 operates as a buck converter that provides power to (e.g., charges) the source/load 12 (FIG. 1), and the second converter stage 22 operates as a synchronous DC-AC converter. As discussed below, despite the change in the direction of power transfer, the switching timing, for example, the duty cycle, of the converters stages 20 and 22 may be at least approximately the same as described above during power transfer from the node 34 to the node 36 for a duty cycle>50%.

[0131] At the time t_1 , the signal S_1 is inactive low, the signal S_2 is active high, the signal S_3 is transitioning from active low to active high, and signal S_4 is inactive low; therefore, the

transistor 54 is off, the transistor 56 is on, the transistor 58 is transitioning from off to on, and the transistor 60 is off. Furthermore, the signals P_2 and P_3 are transitioning from active low to active high, and the signals P_1 and P_4 are inactive low; therefore, the transistors 66 and 68 are transitioning from off to on, and the transistors 64 and 70 are off.

[0132] Because the transistors **54** and **56** were both simultaneously on prior to a time t_0 , the current $I_{jirstwinding}$ through the first-stage winding **44** is assumed to be zero, for purposes of this explanation. Likewise, the current $I_{secondwinding}$ through the second-stage winding **46** is also assumed to be zero.

[0133] Because the transistors **66** and **68** turn on at time t_1 when the current $I_{secondwinding}$ is zero, these transistors **66** and **68** achieve at least approximately ZCS, which may improve the efficiency of the bidirectional converter **18** as compared to a conventional bidirectional converter.

[0134] As the transistors **66** and **68** turn on, the current $-I_{secondwinding}$ begins to flow from the capacitor **72**, through the transistor **66**, through the second winding **46**, and through transistor **68** back to the capacitor **72**.

[0135] Because the transistor **58** also turns on at the time t_1 when $-I_{firstwinding}$ is zero, the transistor **58** at least approximately achieves ZCS, which may improve the efficiency of the bidirectional converter **18**.

[0136] Alternatively, the transistors **66** and **68** may turn on at the time t_0 per the dashed lines of FIG. **3** such that a current $-I_{firstwinding}$ may begin to flow before the transistor **58** turns on. Assuming that the delay period dd₁ is long enough to allow the body diode of the transistor **58** to begin conducting, then the transistor **58** may instead achieve at least approximately ZVS, which may improve the efficiency of the converter **18**.

[0137] During the period D_1 , the signal S_1 is inactive low, the signal S_2 is active high, the signal S_3 is active high, and the signal S_4 is inactive low; therefore, the transistor **54** is off, the transistors **56** and **58** are on, and the transistor **60** is off. Furthermore, the signals P_2 and P_3 are active high, and the signals P_1 and P_4 are inactive low: therefore, the transistors **66** and **68** are on, and the transistors **64** and **70** are off.

[0138] Because the second-stage winding **46** is connected across the capacitor **72** by the on transistors **66** and **68**, the voltage across the second-stage winding is effectively clamped to the voltage V_2 across the capacitor. This also clamps the voltage across the first-stage winding **44** to V_2 times the turns ratio TR of the transformer **24** as viewed from the second-stage side (where the turns ratio is 1:1, then the voltage across the first-stage winding **44** is also clamped to V_2). Therefore, this limits the voltage across, the thus the voltage stress applied to, the transistors **56** and **58**. Consequently, this may allow the bidirectional converter **18** to include smaller transistors **56** and **58** as compared to a conventional bidirectional converter.

[0139] Initially during the period D₁, a buck current that is greater than $-I_{firstwinding}$ flows through the inductor **50** into the converter mode **34**. Therefore, a current from the capacitor **62** flows through the transistor **58** and through the inductor **50** to make up the difference between $-I_{firstwinding}$ and the buck current, thus discharging the capacitor and causing V_{C1} to decrease.

[0140] Furthermore, a discharging current flows through the inductor **52** and the transistor **56** into the converter node **34**.

[0141] Still during the period D_1 , the current $-I_{firstwinding}$ from the first-stage winding **44** is increasing due to the on transistors **66** and **68** applying the voltage V_2 from the capacitor **72** across the second-stage winding **46**.

[0142] At some point during the period D_1 , the current $-I_{firstwinding}$ exceeds the buck current flowing through the inductor **50**. Therefore, a first, excess portion of the current $-I_{firstwinding}$ from the first stage winding **44** charges the capacitor **62**, thus causing V_{C1} to increase, and a second portion of the current $-I_{firstwinding}$ flows through the inductor **50** as the buck current. By controlling the duty cycle of the bidirectional converter **18**, the controller **30** (FIG. 1) causes the buck current through the inductor **50** to have a value that regulates the voltage V_2 . That is, the controller **30** "bleeds" enough charge off of the capacitor **72** to maintain V_2 at a desired level.

[0143] At a time t_2 , the signals S_3 , P_2 , and P_3 transition from active high to inactive low levels, thus turning off the transistors 58, 66, and 68. Alternatively, the controller 30 (FIG. 1) may turn off the transistors 66 and 68 slightly after (e.g., at time t_3) turning off the transistor 58. In this case (and even in the previous case), the portion of $-I_{firstwinding}$ that was flowing through the on transistor 58 may continue to flow through the body diode of the off transistor 58 during the delay between the turn off of the transistors 66 and 68 and the transistor 58. [0144] During the delay period dd₂, because the buck current through the inductor 50 does not change instantaneously, at least the portion of the buck current previously provided by the capacitor 62 is now supplied through the body diode of the transistor 54. The duration of the period dd, may be at least long enough to allow the body diode of the transistor 54 to begin to conduct.

[0145] Also during the delay period dd_2 , an inductor-discharging current continues to flow from ground, through the transistor 56 and the inductor 52.

[0146] At the time t_3 , the controller 30 transitions the switching signal S_1 to active high, thus turning on the transistor 54. But because the body diode of the transistor 54 is already conducting per above, the transistor 54 achieves at least approximately ZVS, which may improve the efficiency of the converter 18.

[0147] Next, during the period D_2 , both the transistors **54** and **56** are on, thus effectively coupling together the end nodes of the first-stage winding **44**. If the period D_2 is long enough, then the current $-I_{firstwinding}$ through the first-stage winding **44** caused by the leakage inductance L_{k1} will decay to zero, and thus the current through the second-stage winding **46** will also decay to zero. As discussed below, this allows the transistors **64** and **70** to achieve at least approximately ZCS.

[0148] Then, at the time t_4 , the controller 30 transitions the signal S_2 to an inactive low level, and thus turns off the transistor 56.

[0149] During the delay period dd_3 , the buck current that was flowing through the transistor 56 before it was turned off now flows through the body diode of the transistor 56.

[0150] At either time t_4 or t_5 , the controller **30** transitions signals P_1 and P_4 to turn on the transistors **64** and **70**. Because these transistors have no current flowing through them, they achieve at least approximately ZCS, which may improve the efficiency of the converter **18**.

[0151] At time t_5 , the controller **30** transitions S_4 active high, and thus turns on the transistor **60**. If the controller **30** transitioned P_1 and P_4 active high at time t_4 then the current

 $I_{firstwinding}$ (induced by the current $I_{secondwinding}$ flowing through the second-stage winding **46**) begins to flow through the body diode of the transistor **60** by time the t_5 such that this transistor achieves at least approximately ZVS. Alternatively, if the controller **30** transitions P_1 and P_4 active high at the time t_5 , then the transistor **60** achieves at least approximately ZCS. In either scenario, the efficiency of the converter **18** may be improved.

[0152] During the period D_3 , the signal S_2 is inactive low, the signal S_1 is active high, the signal S_4 is active high, and the signal S_3 is inactive low; therefore, the transistor **54** is on, the transistors **56** and **58** are off, and the transistor **60** is on. Furthermore, the signals P_2 and P_3 are inactive low, and the signals P_1 and P_4 are active high: therefore, the transistors **66** and **68** are off, and the transistors **64** and **70** are on.

[0153] Therefore, initially during the period D_3 , the buck current through the inductor **52** is larger than the current $I_{firstwinding}$, and thus the buck current discharges the capacitor **62** via the on transistor **60**.

[0154] Furthermore during the period D_3 , an inductor-discharging current flows from ground, through the transistor 54, and through the inductor 50.

[0155] Moreover, because the second-stage winding 46 is connected across the capacitor 72 by the on transistors 64 and 70, the voltage across the second-stage winding is effectively clamped to the voltage V_2 across this capacitor. This also clamps the voltage across the first-stage winding 44 to $V_2 \times TR$ of the transformer 24 (of the turns ratio is 1:1, then the voltage across the first-stage winding 44 to V_2). Therefore, this limits the voltage across, the thus the voltage stress applied to, the transistors 56 and 58. Consequently, this may allow the bidirectional converter 18 to include smaller transistors 56 and 58 as compared to a conventional bidirectional converter.

[0156] Still during the period D_3 , the current through the first-stage winding 44 is increasing due to the voltage V_2 from the capacitor 72 being applied across the second-stage winding 46.

[0157] Therefore, when the current $I_{firstwinding}$ through the first-stage winding 44 exceeds the buck current through the inductor 52, a current equal to the difference between $I_{firstwinding}$ and the buck current through the inductor 50 flows through the transistor 60 and into the capacitor 62, thus charging the capacitor and increasing V_{C1} . As time passes during the period D_3 , the portion $I_{firstwinding}$ to the capacitor 62 increases.

[0158] At the time t_6 , the controller **30** (FIG. **1**) transitions the signal S_4 from active high to inactive low, thus turning off the transistor **60**.

[0159] Also at time t_6 , the controller **30** transitions the signals P_1 and P_4 from active high to inactive low, thus turning off the transistors **64** and **70**. Alternatively, the controller **30** may not turn off the transistors **64** and **70** until time t_7 .

[0160] If the current $I_{firstwinding}$ continues to flow during the delay period dd₄ after the transistor **60** turns off (e.g. due to the discharge of the leakage inductance L_{K1} or the transistors **64** and **70** still being on), then a portion of $I_{firstwinding}$ that exceeds the buck current through the inductor **52** flows through the body diode of the transistor **60** and into the capacitor **62**.

[0161] Likewise, of the current $I_{secondwinding}$ continues to flow after the transistors **64** and **70** turn off (e.g., due to the discharge of the leakage inductance L_{K2}), then $I_{secondwinding}$ flows through the body diodes of the transistors **66** and **68**.

[0162] Furthermore during the delay period dd_4 , because the buck current through the inductor **52** does not change instantaneously, this current begins to flow through the body diode of the transistor **56**. The duration of the period dd_4 may be at least long enough to allow the body diode of the transistor **56** to begin to conduct.

[0163] Also during the delay period dd_4 , an inductor-discharging current continues to flow from ground, through the transistor 54, and through the inductor 50.

[0164] At the time t_7 , the controller 30 transitions the switching signal S_2 to active high, thus turning on the transistor 56. But because the body diode of the transistor 56 is already conducting per above, the transistor 56 achieves at least approximately ZVS, which may improve the efficiency of the converter 18.

[0165] Next, during the period D_4 , both the transistors **54** and **56** are on, thus effectively coupling together the end nodes of the first-stage winding **44**. If the period D_4 is long enough, then the current through the first-stage winding **44** caused by the leakage inductance L_{k1} will decay to zero, and thus the current through the second-stage winding **46** will also decay to zero. This allows the transistors **66** and **68** to achieve at least approximately ZCS (e.g., at time t_8 or t_9), which may improve the efficiency of the converter **18**.

[0166] Then, at the time t_8 , the controller 30 transitions the signal S_1 to an inactive low level, and thus turns off the transistor 54.

[0167] At either the time t_8 or t_9 , the controller 30 transitions the signal P_2 and P_3 active high to turn on the transistors 66 and 68, which achieve at least approximately ZCS per above.

[0168] At the time t_9 , the controller **30** transitions the signal S_3 active high to turn on the transistor **58**, which achieves at least approximately ZVS (e.g., if the transistors **66** and **68** turn on at the time t_8) or ZCS (e.g., if the transistors **66** and **68** turn on at the time t_9), which may improve the efficiency of the converter **18**.

[0169] Next, the above-described cycle repeats.

[0170] Still referring to FIGS. 2 and 3, alternate embodiments of the above-described buck-operating mode are contemplated. For example, at least one of the delay periods dd_1 - dd_5 may be omitted, although this may reduce the efficiency of the converter 18.

[0171] FIG. **5** is a plot of the voltage V_{C1} across the capacitor **62** of FIG. **2** versus the current $I_{firstwinding}$ through the first-stage transformer winding **44** of FIG. **2** while an embodiment of the bidirectional converter **18** is operating in a buck mode. The voltage V_{C1} is plotted along the x-axis, and the current $I_{firstwinding}$, scaled by a value $Z_0=1/C_1$, is plotted along the y-axis.

[0172] Referring to FIGS. 2-3 and 5, the operation of an embodiment of the bidirectional converter 18 of FIGS. 1-2 in buck mode with a duty cycle of greater than 50% is again discussed, but this time in terms of the voltage V_{C1} across the capacitor 62 and the current $I_{firstwinding}$ through the first-stage transformer winding 44. As discussed below in conjunction with FIG. 6, analyzing the operation in view of V_{C1} and the current $I_{firstwinding}$ illustrates how an embodiment of the bidirectional converter 18 may smoothly transition from transferring power in one direction to transferring power in the other direction.

[0173] As discussed above in conjunction with FIGS. **2** and **3**, at the time t_1 (FIG. **2**) or at a time t_0 , which is the delay time dd₁ before the time t_1 , and which corresponds to point **110** of

FIG. 5, the controller **30** transitions the signal S_3 to an active logic-high level to turn the transistor **58** on, and the current $I_{firstwinding}$ is, for example purposes, assumed to be zero due to the transistors **54** and **56** effectively coupling together the end nodes of the first-stage winding **44** before the time t_0 .

[0174] During the period D_1 of FIG. 3, which corresponds to the curve **112** in FIG. 5, the capacitor **62** begins to discharge, and, therefore, V_{C1} begins to fall, due to a first portion of the buck current to the inductor **50** flowing from the capacitor through the transistor **58**.

[0175] At a point **111**, the current $-I_{firstwinding}$ begins to increase in magnitude and is equal to a second portion of the buck current to the inductor **50**. In an embodiment, the point **111** does not coincide with the point **110** because the voltage V_{C1} drops by an amount V_{C02} (the magnitude of V_{C02} may be exaggerated in FIG. **5** for purposes of illustration) before a non-zero current $-I_{firstwinding}$ begins to flow. As discussed above in conjunction with FIG. **4**, this is because a non-zero voltage drop across the leakage inductance L_{k1} may be needed for a non-zero current $-I_{firstwinding}$ to flow.

[0176] At a point 114 of the curve 112, the magnitude of $-I_{firstwinding}$ begins to exceed the buck current through the inductor 50.

[0177] Therefore, the excess portion of $-I_{firstwinding}$, this excess portion being the difference between the magnitude of $-I_{firstwinding}$ and the buck current through the inductor **50**, flows through the transistor **58** to the capacitor **62**, thus causing V_{C1} to begin to increase (i.e., the capacitor **62** is charging). **[0178]** It is assumed that the delay dd₂ is short enough that it can be ignored for purposes of this analysis, such that at the time t₃ of FIG. **3** and at a point **116** of FIG. **5**, the controller **30** (FIG. **1**) transitions the signal S₁ to an active logic-high level and at signal S₃ to an inactive logic-low level to turn on the transistor **54** and to turn off the transistor **58**.

[0179] Therefore, because the capacitor **62** is isolated from the inductor **50**, the voltage V_{C1} remains at a constant value, and because both transistors **54** and **56** are on to couple together the end nodes of the first-stage winding **44**, the current $-I_{first ovinding}$ quickly decays to zero along a line **118** of FIG. **5**, such that the state of the bidirectional converter **18** has returned to the point **110** of FIG. **5**.

[0180] Assuming, for purposes of explanation, that the inductance L_1 of the inductor **50** is significantly (e.g., ten times or more) greater than the leakage inductance L_{k1} of the first-stage winding **44**, then one may model the inductance **50** as a current source (sourcing current to the converter node **34**) during the period D_1 .

[0181] Therefore, making this assumption, one may show that the curve **112** and the points **111**, **114**, and **116** lie on a circle having a center **120** at $(V_2 \cdot TR, -Z_0 I_{inductor50})$ and a radius R_2 given by the following equation:

$$R_2 = \sqrt{(V_{co2} - V_2 \cdot \text{TR})^2 + (Z_0 I_{inductor50})^2}$$
(9)

where V_{C02} is the value of V_{C1} at the point **111** of FIG. **5** when $-I_{firstwinding}=0$ as discussed above.

[0182] And an angle θ_3 between the line **118** and a radius R_2 to the point **111** is given by the following equation:

$$\theta_3 = \arctan \frac{V_2 \cdot TR - V_{C02}}{Z_0 l_{inductor} 50}$$
(10)

[0183] In another embodiment, the point **111** may be substantially coincident with the point **110**. For example if the transistor **58** turns on at the time t_1 as described above, and thus achieves ZCS, the diode drop across the body diode of the transistor **54** may increase the voltage drop across L_{k1} enough so that a nonzero current $-I_{firstwinding}$ begins to flow at substantially the same time as the capacitor **62** begins to discharge (i.e., at substantially the same time as the voltage V_{C1} begins to decrease). Therefore, in such an embodiment equations (9) and (10) reduce to the following equations.

$$R_2 = \sqrt{(V_{co2} - V_2 \cdot TR = 0)^2 + (Z_0 I_{inductor50})^2} = Z_0 I_{inductor50}$$
(11)

$$\theta_3 = \arctan \frac{V_{C02} - V_2 \cdot TR = 0}{Z_0 I_{inductor50}} = 0$$
(12)

[0184] In yet another embodiment where a nonzero current $-I_{firstwinding}$ begins to flow before the capacitor **62** begins to discharge, the point **111** may be below, if only slightly, the point **110** on the line **118**, in which case the angle θ_3 remains equal to zero and the radius R is reduced from its value in equation (11) by the magnitude of $-I_{firstwinding}$ when the capacitor **62** begins to discharge (i.e., when V_{C1} begins to decrease). This situation may also occur if the transistor **58** turns on at the time t₁, and the voltage across the body diode of the transistor **54** causes a nonzero current $-I_{firstwinding}$ to flow before the transistor **58** begins to conduct.

[0185] Still referring to FIGS. **1-2** and **5** and continuing on, during the period D_2 , the current $-I_{firstwinding}$ through the first-stage winding **44** remains at zero, and, therefore, the operating condition of the bidirectional converter **18** remains at the point **110** of FIG. **5**.

[0186] Next, for purposes of this analysis, it is assumed, that the delay dd_3 is short enough to be ignored, such that at the time t_5 the controller **30** (FIG. **1**) transitions the signal S_2 to an inactive logic-low level and the signal S_4 to an active logic-high level, thus turning off the transistor **56** and turning on the transistor **60**. Alternatively, the controller **30** may transition the signal S_2 to an inactive logic-low level at the time t_4 .

[0187] During the period D₃, which corresponds to the curve **122** in FIG. **5**, the capacitor **62** begins to discharge, and, therefore, V_{C1} begins to fall from the point **111**, due to a first portion of the buck current to the inductor **52** flowing from the capacitor through the transistor **60**, and the current I_{firstwinding} begins to increase, and is equal to a second portion of the buck current to the inductor **52**. Furthermore, for purposes of this analysis, it is assumed that the inductance L₂ of the inductor **52** equals the inductance L₁ of the inductor **50**.

[0188] Because the voltage V_2 is across the second-stage winding 46, the current $I_{firstwinding}$ continues to increase.

[0189] At a point 124 of the curve 122, $I_{firstwinding}$ begins to exceed the buck current through the inductor 52.

[0190] Therefore, this excess portion of I_{firstwinding}, which is equal to the difference between I_{firstwinding} and the buck current through the inductor **52**, is supplied to the capacitor **62**, thus causing V_{C1} to begin to increase.

[0191] For purposes of this analysis, it is assumed that the delay dd_4 is short enough that it can be ignored, such that at the time t_7 of FIG. **3** and at a point **126** of FIG. **5**, the controller **30** (FIG. **1**) transitions the signal S_2 to an active logic-high level and the signal S_4 to an inactive logic-low level to turn on the transistor **56** and to turn off the transistor **60**.

[0192] Therefore, because the capacitor **62** is isolated from the inductors **50** and **52**, the voltage V_{C1} remains at a constant value, and because both transistors **54** and **56** are on, the current $I_{firstwinding}$ quickly decays to zero along a line **128** of FIG. **5**, such that the state of the bidirectional converter **18** has returned to the stable point **110** of FIG. **5** where the current $I_{firstwinding}$ is zero and the voltage V_{C1} is unchanging.

[0193] In an embodiment where the inductance L_2 of the inductor **52** is significantly (e.g., ten times or more) greater than the leakage inductance L_{k1} of the first-stage winding **44**, then one may model the inductor **52** as a current source (sourcing current to the node **34**) during the period D_3 .

[0194] Therefore, making this assumption, one may show that the curve **122** and the points **111**, **124**, and **126** lie on a circle having a center **130** at a point (V_2 ·TR, $Z_0I_{inductor52}$) and a radius R_2 given by the following equation:

$$R_2 = \sqrt{(V_{\rm C02} - V_2 \cdot \rm{TR})^2 + (Z_0 I_{\rm inductor52})^2}$$
(13)

where V_{C02} is the value of V_{C1} at the points **111** of FIG. **5** when $I_{firstwinding}=0$ as discussed above.

[0195] And an angle θ_4 between the line 126 and a radius R_2 to the point 111 of FIG. 5 is given by the following equation:

$$\theta_4 = \arctan \frac{V_2 \cdot TR - V_{C02}}{Z_0 l_{inductor52}}$$
(14)

[0196] The point 111 may be non-coincident with the point 110 where the transistors 56 and 60 turn off and on, respectively, at substantially the same time.

[0197] In another embodiment, the point **111** may be substantially coincident with the point **110**. For example if the transistor **60** turns on at the time t_5 as described above, and thus the transistor **60** achieves ZCS, the diode drop across the body diode of the transistor **56** may increase the voltage drop across L_{k1} enough so that a nonzero current $I_{firstwinding}$ begins to flow at substantially the same time as the capacitor **62** begins to discharge (i.e., at substantially the same time as the voltage V_{C1} begins to decrease). Therefore, in such an embodiment equations (13) and (14) reduce to the following equations.

$$R_2 = \sqrt{(V_{co2} - V_2 \cdot TR = 0)^2 + (Z_0 I_{inductor52})^2} = Z_0 I_{inductor52}$$
(15)

$$\theta_3 = \arctan \frac{V_{C02} - V_2 \cdot TR = 0}{Z_0 I_{inductor50}} = 0 \tag{16}$$

[0198] In yet another embodiment where a nonzero current $I_{firstwinding}$ begins to flow before the capacitor **62** begins to discharge, the point **111** may be above, if only slightly, the point **110** on the line **128**, in which case the angle θ_4 remains equal to zero, the radius R_2 is reduced from its value in equation (15) by the magnitude of $I_{firstwinding}$ when the capacitor **62** begins to discharge (i.e., when V_{C1} begins to decrease), and there are affectively two points **111**, one above the point **110** and one below the point **110** as discussed above. This situation may also occur if the transistor **60** turns on at the time t_5 , and the voltage across the body diode of the transistor **56** causes a nonzero current $I_{firstwinding}$ to flow before the transistor **60** begins to conduct.

[0199] Referring to FIG. **5**, one may see that where the duty cycle of the bidirectional converter **18** (FIG. **2**) in buck mode

is greater than 50%, the plot of the current $I_{firstwinding}$ and the capacitor voltage V_{C1} follows a "distorted" figure eight, starting from point 110, to the point 111, along the curve 112 to the point 116, from the point 116 along the line 118 back to the point 110, from the point 110 to the point 111, along the curve 122 to the point 126, and from the point 126 along the line 128 back to the point 110. Therefore, the current $I_{firstwinding}$ smoothly transitions from one direction to another through the zero-current point 110; consequently, the current I_{second} -winding through the second-stage winding 46 likewise smoothly transitions through this zero point. And, as discussed below in conjunction with FIG. 6, such a smooth transition of $I_{firstwinding}$ and $I_{secondwinding}$ may also occur when the direction of power transfer changes.

[0200] FIG. **6** is a combination of the plots of FIGS. **4** and **5**, and shows a transition of an embodiment of the bidirectional converter **18** of FIG. **2** from the buck mode to the boost mode and vice-versa in response to a change in the direction of power flow. For example purposes, it is assumed that the inductances L_1 and L_2 of the inductors **50** and **51** of FIG. **2** are approximately equal.

[0201] One may see that any change in the direction of power flow between the converter nodes **34** and **36** of FIG. **2** always causes the state of the bidirectional converter **18** to pass though the zero-current point **80**, **110**, where the currents $I_{firstwinding}$ and $I_{secondwinding}$ through the first and second-stage transformer windings **44** and **46** are approximately zero. Therefore, transitions between directions of power flow are smooth in that they do not cause, or attempt to cause, a step change in transformer current or capacitor voltage.

[0202] For example, referring to FIGS. 1 and 6, assume that the system 10 is an automotive system such as a gas-electric hybrid vehicle, the source/loads 12 and 14 are batteries, and at an arbitrary time while the vehicle is moving, the motor/generator 16 is drawing a current from the battery 14 to rotate the vehicle wheels, and that the bidirectional converter 18 is operating in the boost mode along the curve 82 to transfer power from the battery 12 to the battery 14 so as to regulate V_2 to a desired level.

[0203] Next, assume that a driver of the vehicle **10** applies the brakes such that the motor/generator **16** begins sourcing a current to the converter node **36**.

[0204] In response to this braking, the bidirectional converter **18** may smoothly change the power-transfer direction to charge the battery **12** by smoothly transitioning from the boost mode of operation to the buck mode of operation along the following path: from the curve **82**, to the line **88** via the point **86**, **126**, through the cross-over point **80**, **110**, through the point **111**, and to the curve **112**.

[0205] Referring to FIGS. **1-6**, alternative embodiments of the converter **18** are contemplated. For example, although shown as being equal, R_1 need not equal R_2 , $|V_{C01}|$ need not equal $|V_{C02}|$, and thus the magnitudes of θ_1 - θ_4 need not be equal; smooth transitions between portions of the switching cycle and from one mode to another mode may still occur even if one or more of such inequalities exist. Furthermore, these parameters may even be unequal for each half circle. For example, R_1 for the curve **82** may be different than R_1 for the curve **92**, such that VC_{01} for the curve **82** may be different than θ_2 ; similarly, R_2 for the curve **122** may be different than R_2 for the curve **112**, such that V_{C02} for the curve **122** may be different than θ_4 . Again, smooth transitioning between portions of the switch-

ing cycle and from one mode to the other mode may still occur even if one or more such inequalities exist.

[0206] FIG. 7 is a timing diagram of the signals S_1 - S_4 and P_1 - P_4 of an embodiment of the converter **18** of FIG. **2** while the duty cycle of the converter is less than 50%, and while the signal timing, for example the duty cycle, may be independent of the direction of power flow. As in the embodiment discussed above in conjunction with FIGS. **2** and **3**, the duty cycle is defined as the ratio of the high portion of the S_1 switching period to the total S_1 switching period, although it may be defined differently in other embodiment.

[0207] Referring to FIGS. 2 and 7, discussed is an operational mode of an embodiment of the converter 18 where the converter has a steady-state duty cycle of less than 50% and is transferring power from the converter node 34 to the converter node 36 (i.e., from the first converter stage 20 to the second converter stage 22). In this mode of operation, the first converter stage 20 operates as a boost converter, and the second converter stage 22 operates as a synchronous fullwave rectifier. Furthermore, the delay periods dd_x are fixed durations that are independent of the duty cycle, and that may be generated by the controller 30 to allow at least some of the transistors to achieve at least approximately zero-voltage switching (ZVS) or zero-current switching (ZCS) as described below. In contrast, the periods Dx depend on the duty cycle. Moreover, the delay periods ddx, the periods Dx, and the times tx do not necessarily correspond to the delay periods ddx, periods Dx, and the times tx of FIG. 3.

[0208] At a time t_1 , the signal S_1 is inactive low, the signal S_2 is inactive low, the signal S_3 is transitioning from inactive low to active high, and the signal S_4 is active high; therefore, the transistors **54** and **56** are off, the transistor **58** is turning on, and the transistor **60** is on. Furthermore, the signals P_1 and P_4 are transitioning from active high to inactive low, and the signals P_2 and P_3 are inactive low: therefore, the transistors **64** and **70** are transitioning from on to off, and the transistors **66** and **68** are off. Alternatively, the signals P_1 and P_4 may have transitioned from active high to inactive low at a time t_0 .

[0209] Because the transistor **54** has been off for at least a delay time dd_1 before the transistor **58** turns on, at least a portion of the boost current flowing from the inductor **50** is flowing through the body diode of the transistor **58**.

[0210] Therefore, while the transistor **58** is turning on, it achieves at least approximately ZVS.

[0211] Also regardless of whether the transistors **64** and **70** turn off at time t_0 or at time t_1 , any residual current $-I_{second}$ -winding flowing through the second-stage winding **46** (e.g., due to leakage inductance L_{K2} or L_{K1} may dissipate through the body diodes of these transistors.

[0212] During a period D_1 , the signals S_1 and S_2 are inactive low, and the signals S_3 and S_4 are active high; therefore, the transistors **54** and **56** are off, and the transistors **58** and **60** are on. Furthermore, the signals P_1 - P_4 are inactive low; therefore, the transistors **64-70** are off. Referring to FIG. **3**, the signals P_1 and P_4 generally have the same level as S_4 , and the signals P_2 and P_3 generally have the same level as S_3 , when the duty cycle of the bidirectional converter **18** is greater than 50%. But if this were the case when the duty cycle of the converter **18** is less than 50%, then there may be periods during which P_1 - P_4 are all active high simultaneously, which would cause all of the transistors **64-70** to be on simultaneously, thus shorting out the capacitor **72**. Therefore, to prevent this, the controller **30** may insure that P_1 and P_4 are never active high at the same time as P_2 and P_3 are active high. For example, the controller **30** may force P_1 - P_4 inactive low whenever both S_3 and S_4 are active high (an embodiment of overlap-protection circuit for realizing this function is described below in conjunction with FIG. **8**A).

[0213] Therefore, the boost currents from the inductors 50 and 52 charge the capacitor 62 via the on transistors 58 and 60.

[0214] Moreover, because the first-stage winding **44** has its end nodes connected together by the on transistors **58** and **60**, the currents $I_{firstwinding}$ and $I_{secondwinding}$ through the first-stage and second-stage windings **44** and **46** decay to zero.

[0215] At a time t_2 , the signal S_4 transitions to inactive low, thus turning off the transistor **60**. Any boost current that was flowing from the inductor **52** into the capacitor **62** via the transistor **60** now flows through the body diode of the transistor **60**. Because there is no more than about 0.7 V across the first-stage winding **44**, the currents $-I_{firstwinding}$ and I_{second^-} winding are relatively small, e.g., zero.

[0216] Also at the time t_2 , the signals P_2 and P_3 transition to active high, thus turning on the transistors **66** and **68**, which achieve at least approximately ZCS. Alternatively, the signals P_2 and P_3 may transition to active high, thus turning on the transistors **66** and **68**, at a time t_3 and still achieve at least approximately ZCS.

[0217] At the time t_4 , the signal S_2 transitions active high, thus turning on the transistor 56, which achieves at least approximately ZCS.

[0218] During a period D₂, the on transistors **56** and **58** clamp the voltage across the first-stage winding **44** to V_{C1} , which thus also clamps the voltage across the second-stage winding **46** to V_{C1} × the turns ratio TR of the transformer **24** as seen from the first-stage side.

[0219] Initially during the period D_2 , the boost current from the inductor **50** is greater than $I_{firstwinding}$, so the excess portion of the boost current continues to flow through the transistor **58** and into the capacitor **62**, thus increasing V_{C1} .

[0220] But because the on transistors **56** and **58** clamp V_{C1} across the first-stage winding **44**, the current $I_{firstwinding}$ increases as time passes during the period D_2 .

[0221] Therefore, at a subsequent time during the period D_2 , $I_{firstwinding}$ exceeds the boost current from the inductor **50**. Therefore, the excess portion of $I_{firstwinding}$, which equals the difference between the boost current from the inductor **50** and $I_{firstwinding}$, is sourced by the capacitor **62**, thus causing V_{C1} to decrease.

[0222] Also during the period D_2 , a charging current flows through the inductor 52 and the transistor 56 to ground.

[0223] At the time t_4 , the signal S_2 transitions from active high to inactive low, thus turning off the transistor **56**.

[0224] Furthermore, at the time t_4 or at a time t_5 , the signals P_2 and P_3 transition from active high to inactive low, thus turning off the transistors **66** and **68**.

[0225] During a delay period d_3 , the boost current through the inductor **52**, which during the period D_2 was flowing through the transistor **56**, now flows through the body diode of the transistor **60**. The duration of the period dd_3 may be at least long enough to allow the body diode of the transistor **60** to begin to conduct.

[0226] At the time t_5 , the signal S_4 transitions from inactive low to active high, thus turning on the transistor **60**. Because the boost current from the inductor **52** is already flowing through the body diode of the transistor **60**, this transistor achieves at least approximately ZVS.

[0227] During a period D_3 , the boost currents from the inductors 50 and 52 charge the capacitor 62 via the on transistors 58 and 60.

[0228] Furthermore, because the first-stage winding 44 has its end nodes connected together by the on transistors 58 and 60, the currents $I_{firstwinding}$ and $I_{secondwinding}$ through the first-and second-stage windings 44 and 46 decay to approximately zero.

[0229] At a time t_6 , the signal S_3 transitions to inactive low, thus turning off the transistor **58**. Any boost current that was flowing from the inductor **50** into the capacitor **62** via the transistor **58** now flows through the body diode of the transistor **58**. Because there is no more than about 0.7 V across the first-stage winding **44**, the currents $I_{firstwinding}$ and $I_{secondwind-ing}$ are relatively small, or are zero.

[0230] Also at the time t_6 , the signals P_1 and P_4 transition to active high, thus turning on the transistors **64** and **70**, which achieve at least approximately ZCS. Alternatively, the signals P_1 and P_4 may transition to active high, thus turning on the transistors **64** and **70**, at a time t_7 , and still achieve at least approximately ZCS.

[0231] At the time t_7 , the signal S_1 transitions to active high, thus turning on the switch **54**, which achieves at least approximately ZCS.

[0232] During a period D_4 , the on transistors **54** and **60** clamp the voltage across the first-stage winding **44** to $-V_{C1}$, which thus also clamp the voltage across the second-stage winding **46** to $-V_{C1} \times$ the turns ratio TR of the transformer **24** as seen from the first-stage side.

[0233] Initially during D_4 , the boost current from the inductor **52** is greater than $-I_{firstwinding}$, so the excess portion of the boost current continues to flow through the transistor **60** and into the capacitor **62**, thus increasing V_{C1} .

[0234] But because the on transistors **54** and **60** clamp $-V_{C1}$ across the first-stage winding **44**, the magnitude of the current $-I_{firstwinding}$ increases as time passes during the period D_4 .

[0235] Therefore, at a subsequent time during D_4 , the magnitude of $-I_{firstwinding}$ exceeds the boost current from the inductor **52**. Consequently, the excess portion of $-I_{firstwinding}$, which equals the difference between the boost current from the inductor **52** and the magnitude of $-I_{firstwinding}$, is sourced by the capacitor **62**, thus causing V_{C1} to decrease.

[0236] Also during the period D_4 , a charging current flows through the inductor 50 and transistor 54 to ground.

[0237] At a time t_8 , the signal S_1 transitions from active high to inactive low, thus turning off the transistor 54.

[0238] Then the above-described cycle repeats.

[0239] Referring again to FIGS. **2** and **7**, now described is an operational mode of an embodiment of the converter **18** where the converter has a steady-state duty cycle of less than 50% and is transferring power from the converter node **36** to the converter node **34** (i.e., from the second converter stage **22** to the first converter stage **20**). In this mode of operation, the first converter stage **20** operates as a buck converter, and the second converter stage **22** operates as a DC-AC converter. As discussed below, the switching sequence of FIG. **7** allows at least some of the transistors of the bidirectional converter **18** to achieve at least approximately ZVS or ZCS, which may improve the efficiency of the converter as compared to a conventional converter.

[0240] At the time t_1 , the signal S_1 is inactive low, the signal S_2 is inactive low, the signal S_3 is transitioning from inactive low to active high, and the signal S_4 is active high; therefore,

the transistors **54** and **56** are off, the transistor **58** is turning on, and the transistor **60** is on. Furthermore, the signals P_1 and P_4 are transitioning from active high to inactive low, and the signals P_2 and P_3 are inactive low: therefore, the transistors **64** and **70** are transitioning from on to off, and the transistors **66** and **68** are off. Alternatively, the signals P_1 and P_4 may have transitioned from active high to inactive low at the time t_0 .

[0241] Because there is no current flowing through it or its body diode, the transistor **58** achieves at least approximately ZCS.

[0242] Also regardless of whether the transistors **64** and **70** turn off at t_0 or t_1 , any current $I_{secondwinding}$ still flowing through the second-stage winding **46** may dissipate through the body diodes of the transistors **66** and **68**.

[0243] During the period D_1 , the signals S_1 and S_2 are inactive low, and the signals S3 and S4 are active high; therefore, the transistors 54 and 56 are off, and the transistors 58and 60 are on. Furthermore, the signals P_1 - P_4 are inactive low therefore, the transistors 64-70 are off. Referring to FIG. 3, the signals P₁ and P₄ generally have the same level as S₄, and the signals P₂ and P₃ generally have the same level as S₃, when the duty cycle of the bidirectional converter 18 is greater than 50%. But if this were the case when the duty cycle of the converter 18 is less than 50%, then there may be periods during which P₁-P₄ are all active high simultaneously, which would cause all of the transistors 64-70 to be on simultaneously, thus shorting out the capacitor 72. Therefore, to prevent this, the controller 30 may insure that P_1 and P_4 are never active high at the same time as P_2 and P_3 are active high. For example, the controller **30** may force P_1 - P_4 inactive low whenever both S_3 and S_4 are active high (an embodiment of a circuit for realizing this overlap-protection function is described below in conjunction with FIG. 8B).

[0244] Therefore, the capacitor **62** discharges via the on transistors **58** and **60** to source the buck currents flowing through the inductors **50** and **52** to the node **34**. In this state, the first converter stage **20** operates as a current multiplier (a current doubler in this embodiment).

[0245] Moreover, because the winding 44 has its end nodes connected together by the on transistors 58 and 60, the currents $I_{firstwinding}$ and $I_{secondwinding}$ through the windings 44 and 46 decay to substantially zero.

[0246] At the time t_2 , the signal S_4 transitions to inactive low, thus turning off the transistor **60**. Any buck current that was flowing into the inductor **52** from the capacitor **62** via the transistor **60** now flows through the body diode of the transistor **56**.

[0247] Also at the time t_2 , the signals P_2 and P_3 transition to active high, thus turning on the transistors **66** and **68**, which achieve at least approximately ZCS. Alternatively, the signals P_2 and P_3 may transition to active high, thus turning on the transistors **66** and **68**, at the time t_3 . In this alternative scenario, because approximately the voltage V_{C1} is across the first-stage winding **44** (via the transistor **58** and the body diode of the transistor **54**), a current $-I_{firstwinding}$ may begin to flow through the first-stage winding, and thus a current I_{sec} -ondwinding may begin to flow through the second-stage winding **46**. However, $I_{secondwinding}$ will flow through the body diodes of the transistors **66** and **68** such that when they turn on, they will achieve at least approximately ZVS.

[0248] At the time t_3 , the signal S_2 transitions active high, thus turning on the switch 56, which achieves at least approximately ZVS due to the inductor 52 buck current flowing through its body diode per above.

[0249] During the period D_2 , the on transistors **66** and **68** clamp the voltage across the second-stage winding **46** to V_2 , which thus also clamps the voltage across the first-stage winding **44** to $V_2 \times \pm$ the turns ratio TR of the transformer **24** as seen from the second-stage side.

[0250] Initially during the period D_2 , the buck current through the inductor **50** is greater than $-I_{firstwinding}$, so the excess portion of the buck current continues to flow through the on transistor **58** and discharge the capacitor **62**, thus decreasing V_{C1} .

[0251] But because the on transistors **66** and **68** clamp V_2 across the first second-stage winding **46**, the currents $-I_{sec}$ ondwinding and $-I_{firstwinding}$ increase as time passes during the period D_2 .

[0252] Therefore, at a subsequent time during the period D_2 , $-I_{firstwinding}$ exceeds the buck current into the inductor **50**. Therefore, the excess portion of $-I_{firstwinding}$, which equals the difference between the buck current into the inductor **50** and the magnitude of $-I_{firstwinding}$, flows into the capacitor **62**, thus causing V_{C1} to increase.

[0253] Also during the period D_2 , a discharge current flows from ground through the transistor 56 and the inductor 52.

[0254] At the time t_4 , the signal S_2 transitions from active high to inactive low, thus turning off the transistor 56.

[0255] Furthermore, at the time t_4 or t_5 , the signals P_2 and P_3 transition from active high to inactive low, thus turning off the transistors **66** and **68**.

[0256] During the delay period dd₃, the buck current through the inductor **52**, which during the period D₂ was flowing through the transistor **56**, now flows through the body diode of the transistor **56**. Alternatively, the turning off of the transistor **56** may be delayed until the time t_5 to reduce the amount of time during which the buck current flows through the body diode of this transistor, which may improve the efficiency of the converter **18**.

[0257] At the time t_5 , the signal S_4 transitions from inactive low to active high, thus turning on the transistor **60**. Because no current is flowing through the transistor **60** or its body diode, this transistor achieves at least approximately ZCS.

[0258] During the period D_3 , the buck currents into the inductors 50 and 52 discharge the capacitor 62 via the on transistors 58 and 60. Therefore, in this state, the first converter stage 20 operates as a current multiplier.

[0259] Furthermore, because the first-stage winding **44** has its end nodes coupled together by the on transistors **58** and **60**, the currents $-I_{firstwinding}$ and $-I_{secondwinding}$ decay to approximately zero (the current $-I_{secondwinding}$ may decay through the body diodes of the transistors **64** and **70**).

[0260] At the time t_6 , the signal S_3 transitions to inactive low, thus turning off the transistor **58**. Any buck current that was flowing into the inductor **50** from the capacitor **62** via the transistor **58** now flows through the body diode of the transistor **54**.

[0261] Also at the time t_6 , the signals P_1 and P_4 transition to active high, thus turning on the transistors **64** and **70**, which achieve at least approximately ZCS. Alternatively, the signals P_1 and P_4 may transition to active high, thus turning on the transistors **64** and **70**, at the time t_7 . In this alternative, because the voltage V_{C1} is across the first-stage winding **44** (via the transistor **60** and the body diode of the transistor **54**), a current $-I_{firstwinding}$ may begin to flow through the first-stage winding, and thus a current $-I_{secondwinding}$ may begin to flow through the second-stage winding **46**. However, $-I_{secondwinding}$

16

[0262] At the time t_7 , the signal S_1 transitions active high, thus turning on the switch 54, which achieves at least approximately ZVS due to the buck current into the inductor 50 flowing through its body diode per above.

[0263] During the period D₄, the on transistors **64** and **70** clamp the voltage across the second-stage winding **46** to V₂, which thus also clamps the voltage across the first-stage winding **44** to V₂+ the turns ratio TR of the transformer **24** as seen from the second-stage side.

[0264] Initially during the period D₄, the buck current into the inductor **52** is greater than I_{firstwinding}, so the excess portion of the buck current continues to flow through the transistor **60** from the capacitor **62**, thus decreasing V_{C1}.

[0265] But because the on transistors **64** and **70** clamp V_2 across the second-stage winding **46**, the magnitude of the current $I_{secondwinding}$, and thus the magnitude of the current $I_{firstwinding}$, increase as time passes during the period D_4 .

[0266] Therefore, at a subsequent time during the period D_4 , the magnitude of $I_{firstwinding}$ exceeds the buck current into the inductor **52**. Consequently, the excess portion of $I_{firstwind}$ ing, which equals the difference between the buck current into the inductor **52** and the magnitude of $I_{firstwinding}$, flows into (i.e., charges) the capacitor **62**, thus causing V_{C1} to increase. **[0267]** At the time t_8 , the signal S_1 transitions from active high to inactive low, thus turning off the transistor **54**.

[0268] Furthermore, the transistors 64 and 70 turn off at either time t_8 or t_9 .

[0269] Alternatively, the controller **30** may transition the signal S_1 to inactive low at the time t_9 to reduce the time during which the inductor **50** buck current flows through the body diode of the transistor **54**.

[0270] Then the above-described cycle repeats.

[0271] Still referring to FIGS. **2** and **7**, the bidirectional converter **18**, when operating with a duty cycle of less than 50%, may provide advantages similar to those described above in conjunction with FIG. **3** for operation with a duty cycle of greater than 50%, such as each transistor achieving at least approximately ZVS or ZCS when the controller **30** switches it, clamping of the windings **44** and **46** to V_{C1} and V_2 , respectively, and smooth transition between power-flow directions in a manner similar to that described above in conjunction with FIG. **6**.

[0272] Still referring to FIGS. **2** and **7**, alternate embodiments of the operation with duty cycle of less than 50% are contemplated. For example, any of the delay periods dd_x may be eliminated, for example, if an eliminated delay period is not needed to allow one or more of the transistors to achieve at least approximately ZVS or ZCS. Furthermore, the timing of one of the signals S_1 - S_4 and P_1 - P_4 may be adjusted, for example, to improve the efficiency of the converter **18**.

[0273] Referring again to FIGS. **2**, **3**, and **7**, the bidirectional converter **18** may also operate with a duty cycle of approximately 50%. In such an operating mode, the overlap between the signals S_1 and S_2 would be small or zero, as would the overlap between the signals S_3 and S_4 . Consequently, one or more of the transistors **54-60** may be unable to achieve at least approximately ZVS, and the currents $I_{firstwind}$ -ing and $I_{secondwinding}$ through the windings **44** and **46** may have insufficient time to decay to approximately zero, in which case one or more of the transistors **64-70** may be unable to achieve at least approximately ZCS. But in at least most

cases, the current $I_{secondwinding}$ through the winding **46** that would have otherwise decayed to approximately zero allows the transistors **64-70** to achieve at least ZVS. It is believed, however, that in most applications, the amount of time that the converter **18** will operate at approximately 50% duty cycle is relatively small compared to the total operating time; therefore, it is believed that the converter **18** may operate with an overall higher efficiency than a conventional bidirectional converter, even if it operates with an approximately 50% duty cycle during some periods.

[0274] FIGS. **8**A and **8**B are a schematic diagram of the converter stage **20** and **22** and transformer **24** of FIG. **2**, an embodiment of the controller **30** of FIG. **1**, a current-sense circuit **150**, and the source/loads **12** and **14** of FIG. **1** where these source loads are respective batteries.

[0275] The controller 30 includes control circuitry 152 for generating the switching signals S_1 - S_4 and P_1 - P_4 , and the controller may also include the current-sense circuit 150.

[0276] In operation of the current-sense circuit **150**, a transformer **154** couples the current $I_{firstwinding}$ through the first-stage winding **44** of the transformer **24** to a bridge **156** and voltage divider **158**, which generates a voltage VIsense that is proportional to a current flowing through the first-stage winding **44**, and that has twice the switching frequency (i.e., twice the frequency of any of the switching signals S_1 - S_4 and P_1 - P_4).

[0277] In operation of the control circuitry **152** during a mode of operation where the motor/generator **16** (FIG. **1**) is operating as a motor, or is generating a relatively small output current, a PID circuit **160** conventionally provides compensation by generating an error signal V_{error} from a voltage $V_{feedback}$ from a voltage-control loop, wherein $V_{feedback}$ is generated by a voltage divider **162** to be proportional to V_2 , and a capacitor **164** and resistors **166** and **168** set the compensation of a current control loop. A comparator **170** compares V_{error} to an externally provided signal Vext-ramp (Vext-ramp may be a PWM ramp from which the controller **30** of FIG. **1** may generate the signals S_1 - S_4 and P_1 - P_4 per below), and generates a PWM Control signal in response to this comparison.

[0278] In response to the PWM Control signal, a first logic circuit 172 generates the switching signals S_1 - S_4 , and in response to the signals S₃ and S₄, a second logic circuit 174 generates the switching signals P1-P4 such that P1 and P4 have little or no overlap with P2 and P3 (preventing such overlap may prevent V_2 from be connected directly to, e.g., ground). [0279] In operation of the control circuitry 152 during a boost mode of operation when the motor/generator 16 (FIG. 1) is generating an intermediate amount of current that causes the "-" input of the amplifier 176 to become higher than a reference voltage Vref1, then an amplifier 176 pulls down the inverting input node of the comparator 170 to decrease the duty cycle of the PWM control signal, and to thus decrease the duty cycle of S_1 and S_2 . This action allows the bidirectional converter 18 to react relatively quickly to a relatively sudden, but relatively modest, increase in V_2 so as to maintain V_2 in regulation by transferring excess charging current (current not needed to charge the battery 14) from the motor/generator 16 to the battery 12.

[0280] In operation of the control circuitry **152** during a boost mode of operation when the motor/generator **16** (FIG. **1**) is generating a relatively high amount of voltage that causes $V_{feedback}$ to become higher than a reference voltage Vref2, an amplifier **178** pulls down the inverting input node of

the comparator **170** to decrease the duty cycle of the PWM control signal, and to thus decrease the duty cycle of S_1 and S_2 . This action allows the bidirectional converter **18** to react even more quickly to a relatively sudden and significant increase in the voltage V_2 so as to maintain V_2 in regulation by transferring excess charging current (current not needed to charge the battery **14**) from the motor/generator **16** to the battery **12**.

[0281] Furthermore, a current-limit circuit **182** may prevent the current into or out from the converter node **36** from exceeding a maximum safe value. The current-limit circuit **182** may also limit the current charging the battery **14** to a maximum safe value.

[0282] During a buck mode of operation, the control circuit **152** may operate similarly, but to increase the duty cycle of S_1 and S_2 .

[0283] Alternate embodiments of the controller **30** (and current-sense circuit r **150** if not part of the controller) are contemplated. For example, any number of the components of the controller **30** may be disposed on a same or different integrated circuit (IC), and at least one of these ICs may also include at least one of the other components (e.g., one or more of the transistors **54-60** and **64-70**) of the converter **18**. For example, at least the comparator **170**, logic circuit **172**, and amplifier **176** may be disposed on an Intersil® ISL6742 power-supply-controller IC.

[0284] FIG. 9 is a schematic diagram of an embodiment of a bidirectional converter 190, where like numbers refer to components common to the bidirectional converter 18 of FIG. 2. The converter 190 is similar to the converter 18 except that the second converter stage 22 of FIG. 2 is replaced with a voltage-doubling stage 192, which effectively doubles the voltage-boosting and voltage-dividing capability of the converter 190 as compared to the converter 18.

[0285] The voltage-doubling stage **192** is similar to the second converter stage **22** of FIG. **2** except that the transistors **66** and **70** of the second converter stage **22** are replaced with capacitors **194** and **196** (alternatively, the transistors **66** and **70** may remain, and the transistors **64** and **68** may be replaced with the capacitors). A potential benefit of the stage **192** is that a higher boost or buck ratio may be achieved without increasing the turns ratio of the transformer **24**.

[0286] In operation, an embodiment of the converter **190** operates similarly to an embodiment of the converter **18** of FIG. **2** as described above in conjunction with FIGS. **2-7** except for the below-described differences, where it is assumed for example purposes that the capacitors **194** and **196** have approximately the same capacitances.

[0287] During a boost operating mode while the converter **190** is transferring power from the converter node **34** to the converter node **36** (e.g., charging the battery **14** of FIG. **1** from the battery **12**), in a first portion of the switching cycle (e.g., period D₃ of FIG. **3**), the controller **30** generates P₁ active high and P₃ inactive low to turn on the transistor **64** and turn off the transistor **68** such that the current $-I_{secondwinding}$ charges the capacitor **194** to a voltage approximately equal to V_{C1}× the turns ratio TR of the transformer **24** as seen from the first-stage side. Similarly, in a second portion of the switching cycle (e.g., period D₁ of FIG. **3**), the controller **30** generates P₁ inactive low and P₃ active high to turn off the transistor **64** and turn on the transistor **68** such that the current **1** second portion of the switching cycle (e.g., period D₁ of FIG. **3**), the controller **30** generates P₁ inactive low and P₃ active high to turn off the transistor **64** and turn on the transistor **68** such that the current **1** second winding charges the capacitor **196** to a voltage approximately equal to V_{C1}× the turns ratio of the transformer **24**.

[0288] Therefore, during a boost mode of operation, the converter **190** generates $V_2 \approx 2V_{C1} \times$ (turns ratio of transformer **24**), which, for a same value of V_{C1} , is double the value that the converter **18** of FIG. **2** generates for V_2 . Therefore, for a same value of V_2 , the converter **190** may allow the turns ratio of the transformer **24** to be reduced by up to $\frac{1}{2}$ as compared to the turns ratio of the transformer **24**.

[0289] During a buck operating mode while the converter 190 is transferring power from the converter node 36 to the converter node 34 (e.g., charging the battery 12 of FIG. 1 from the battery 14 or with the motor/generator 16), in a first portion of the switching cycle (e.g., period D_3 of FIG. 3), the controller 30 generates P1 active high and P3 inactive low to turn on the transistor 64 and turn off the transistor 68 such that the on transistor 64 couples the capacitor 194 across the second winding 46 of the transformer. Therefore, the voltage across the second-stage winding 46 is clamped to approximately $V_2/2$, and the voltage across the first-stage winding 44 of the transformer is clamped to approximately $(V_2/2)$ ×(turns ratio of the transformer 24). Similarly, in a second portion of the switching cycle (e.g., period D_1 of FIG. 3), the controller 30 generates P₁ inactive low and P₃ active high to turn off the transistor 64 and turn on the transistor 68 such that the on transistor 68 couples the capacitor 196 across the secondstage winding 46 of the transformer. Therefore, the voltage across the second-stage winding 46 is again clamped to approximately $V_2/2$, and the voltage across the first-stage winding 44 is again clamped to approximately $V_2/(2 \times (turns$ ratio of the transformer 24 as seen from the second-stage side)).

[0290] Therefore, during a buck mode of operation, the converter **190** generates $V_{C1} \approx V_2/(2 \times (\text{turns ratio of transformer$ **24** $}))$, which, for a same value of V_2 , is half the value that the converter **18** of FIG. **2** generates for V_{C1} . Therefore, for a same value of V_2 , the converter **190** may allow the turns ratio of the transformer **24** to be reduced by up to $\frac{1}{2}$ as compared to the turns ratio of the transformer **24** of the converter **18**.

[0291] Still referring to FIG. 9, alternate embodiments of the bidirectional converter **190** are contemplated. For example, one or more of the embodiments discussed above for the bidirectional converter **18** of FIGS. **2** and **8**A may be applicable to the converter **190**.

[0292] FIG. **10** is a schematic diagram of an embodiment of a bidirectional converter **200** having N phases, where N may be greater than two, and where like numbers reference components common to the bidirectional converters **18** and **190** of FIGS. **2** and **9**, respectively. As compared to the bidirectional converters **18** and **190**, the converter **200** may produce less ripple on the voltages V_1 and V_2 , and may have a smaller current per phase for a given output/input current. Such an N-phase structure may be a promising candidate for high-power applications.

[0293] The converter 200 includes a first converter stage 202, a second converter stage 204, and transformers $24_1-24_{N/2}$

[0294] The first stage **202** includes the capacitor **62** and a number of two-phase substages **206** that may each have a topology and operation that are respectively similar to the topology and operation of the first converter stage **20** of FIG. **2**.

[0295] The second converter stage 204 includes N/2 halfbridges each formed from a respective pair of transistors 64_{1} - $64_{N/2}$ and 68_{1} - $68_{N/2}$, and the capacitor 72. **[0296]** The transformers 24_1 - $24_{N/2}$ may each have a respective core, or may share a common core.

[0297] Alternate embodiments of the bidirectional converter 200 are contemplated. For example, the second stage 204 may include a voltage multiplier, such as, for example, a voltage doubler similar to that formed by the capacitors 194 and 196 of FIG. 9. Furthermore, one or more of the transistors 64 and 68 may be replaced with a diode.

[0298] From the foregoing it will be appreciated that, although specific embodiments have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the disclosure. Furthermore, where an alternative is disclosed for a particular embodiment, this alternative may also apply to other embodiments even if not specifically stated.

What is claimed is:

1. A method, comprising:

- coupling a first intermediate node between a first inductor and a first winding of a transformer to a reference node during a first portion of a first switching cycle;
- uncoupling the first intermediate node from the reference node and coupling the first intermediate node to a signalstorage element during a second portion of the first switching cycle;
- coupling a second winding of the transformer between the reference node and a second converter node during the second portion of the first switching cycle; and
- regulating a signal at the second converter node by controlling a duration of one of the first and second portions of the first switching cycle.

2. The method of claim 1 wherein the reference node comprises ground.

3. The method of claim **1** wherein the signal-storage element comprises a capacitor.

4. The method of claim 1 wherein coupling the first intermediate node to the signal-storage element comprises clamping a voltage across the first winding of the transformer to a voltage across the signal-storage element during the second portion of the first switching cycle.

5. The method of claim 1 wherein coupling the second winding of the transformer during the second portion of the first switching cycle comprises coupling the second winding of the transformer across a capacitor that is coupled between the reference node and the second converter node.

6. The method of claim 1 wherein coupling the second winding of the transformer during the second portion of the first switching cycle comprises clamping a voltage across the second winding of the transformer.

7. The method of claim 1 wherein regulating the signal comprises regulating the voltage at the second converter node.

8. The method of claim **1**, further comprising allowing a current through the second winding of the transformer to decay to substantially zero before coupling the second wind-

ing between the reference node and a second converter node during the second portion of the first switching cycle.

9. The method of claim **1**, further comprising allowing a current through the first winding of the transformer to decay to substantially zero before uncoupling the first intermediate node from the reference node.

10. The method of claim **1**, further comprising allowing a voltage across a switching circuit coupled between the first intermediate node and the signal storage element to decay to substantially zero before activating the switching circuit to couple the first intermediate node to the signal-storage element.

11. The method of claim 1, further comprising allowing a voltage across a switching circuit coupled between the first intermediate node and the signal storage element to decay to substantially a PN-junction forward-bias voltage level before activating the switching circuit to couple the first intermediate node to the signal-storage element.

12. The method of claim 1, further comprising:

- coupling a second intermediate node between a second inductor and the first winding of the transformer to the reference node during a first portion of a second switching cycle;
- uncoupling the second intermediate node from the reference node and coupling the second intermediate node to the signal-storage element during a second portion of the second switching cycle;
- coupling the second winding of the transformer between the reference node and the second converter node during the second portion of the second switching cycle; and
- regulating the signal at the second converter node by controlling a duration of one of the first and second portions of the second switching cycle.

13. The method of claim **12** wherein the first portions of the first and second cycles overlap.

14. The method of claim 12 wherein the second portions of the first and second cycles overlap.

15. The method of claim **12** wherein:

- coupling the second winding of the transformer between the reference node and the second converter node during the second portion of the first switching cycle comprises coupling the second winding of the transformer between the reference node and the second converter node according to a first polarity; and
- coupling the second winding of the transformer between the reference node and the second converter node during the second portion of the second switching cycle comprises coupling the second winding of the transformer between the reference node and the second converter node according to a second polarity.

* * * * *