

(12) UK Patent (19) GB (11) 2 193 410(13) B/

(54) Title of Invention

Synchronizing pulse separator

- (51) INT CL5; H04N 5/08 /
- (21) Application No 8715886.1
- (22) Date of filing 6 Jul 1987
- (30) Priority data
 - (31) 882560
 - (32) 7 Jul 1986
 - (33) US
- (43) Application published 3 Feb 1988
- (45) Patent published 18 Jul 1990
- (52) Domestic classification (Edition K) H4F FD1B1 FD1B3 FD19X FD30H FD30X FD72 FD73L FD73X FHQ
- (56) Documents cited GB 2151422 A GB 2030817 A GB 1412844 A GB 1116362 A US 4491870 A US 4081833 A US 3809808 A
- (58) Field of search


As for published application 2193410 A viz: UK CL H3T H4F INT CL⁴ H04N updated as appropriate (73) Proprietor(s)
RCA Licensing Corporation


(Incorporated in USA-Delaware)


Two Independence Way Princetown New Jersey 08540 United States of America

- (72) Inventor(s)
 Isaac Michael Bell
 Thomas David Gurley
- (74) Agent and/or
 Address for Service
 T ! M Smith / R W Pratt
 London Patent Operation
 G E Technica! Services
 Co Inc
 Burdett House
 15-16 Buckingham Street
 London WC2N 6DU









1

SYNCHRONIZING PULSE SEPARATOR

This invention relates

to synchronizing circuits for video display apparatus

5 such as for use with standard and non-standard signal sources.

A video display apparatus, such as a television receiver, may receive a composite video signal that contains audio and video information, as well as line and 10 field rate synchronizing information. The synchronizing information is used to properly trigger the horizontal and vertical deflection circuits that cause scanning of the electron beam or beams of a cathode ray tube in order to produce the desired raster on the cathode ray tube display 15 screen. The synchronizing (sync) information is extracted from the composite video signal by a sync separator circuit. The sync separator circuit operates by sampling the composite video signal at a voltage level normally occupied only by the synchronizing information. Further 20 processing separates the horizontal rate and vertical rate sync signals for application to their respective deflection circuitry.

The sync separator in a television receiver is typically designed to respond to a video information 25 signal from a "standard" signal source, such as an over-the-air broadcast or a cable TV signal, that is intended to produce scanned rasters having alternating fields of line-interlaced video information. synchronizing information is configured to trigger the deflection circuits in an appropriate manner to produce the proper interlace of the lines of successive video When the video display apparatus operates as a computer monitor or is intended to produce a video game display, for example, the video signal from these 35 "non-standard" signal sources may be of a form that provides noninterlaced fields of information. The sync information generated by a nonstandard signal source may cause the sync separator to operate improperly, with the resultant occurrence of an undesirable visible effect,

such as a vertical raster jitter. Circuitry that modifies the nonstandard sync signal to cause it to appear as a standard sync signal when applied to the sync separator may be costly and complex. It is important, also, that any nonstandard signal modifying circuitry have little or no effect on the operation of the sync separator when a standard video signal is present.

In accordance with the present invention, a synchronizing pulse separator for a video display 10 apparatus comprises a source of first video information signals incorporating a line and field rate synchronizing information signal having equalizing pulses; a source of second video information signals incorporating a line and field rate synchronizing information signal having no 15 equalizing pulses; a capacitor; means for coupling one of said first video information signal source and said second video information signal source to said capacitor; a transistor having a first terminal coupled to a source of potential, a second terminal coupled to said capacitor and 20 a third terminal providing an output signal representative of line and field rate synchronizing information in response to the application of said one of said first and second video information signals to said capacitor, said capacitor being charged to a first average voltage level in response 25 to the application of said first video information signal to said capacitor and tending to be charged to a second average voltage level in response to the application of said second video information signal to said capacitor; circuit means coupled between said source of potential and 30 said second terminal of said transistor for maintaining said capacitor charged to substantially said first average voltage level when said second video information signal is applied to said capacitor; and where said circuit means

comprises: a charging path for said capacitor including a diode and a first resistor connected in series between said source of potential and said second terminal of said transistor to which said capacitor is connected; and a discharging path for said capacitor separate from said charging path and including a second resistor connected between said second terminal of said transistor to which said capacitor is connected and a point of reference potential.

An embodiment of the present invention, given by way of non-limitative example, will now be described with reference to the accompanying drawings, in which FIGURE 1 is a block and schematic diagram of a portion of a video display apparatus incorporating a sync separator embodying the present invention; and

FIGURE 2 illustrates waveforms useful in understanding the operation of the circuitry of FIGURE 1.

Referring to FIGURE 1, there is shown a portion of a video display apparatus incorporating a tuner 10 that illustratively receives an input signal from either an antenna 11 or an alternate signal source 12, such as a computer or a video game. The signal from antenna 11 or signal source 12 is applied to tuner 10 via a user accessible input terminal strip 13. Tuner 10 demodulates the input signal and applies the resultant signal to intermediate frequency (IF) processing circuitry 14 which

1 generates a composite video signal, shown in FIGURE 2A, that includes video information, designated 15, and line and field rate synchronizing information. The composite video signal is applied to video signal processing circuit 17 which, for a color video display apparatus, produces the red, green, and blue color drive signals which are

the red, green, and blue color drive signals which are applied to the electron gun assembly 20 of a cathode ray tube (CRT) 21 via a conductor designated 22. Electron gun assembly 20 produces electron beam or beams 23 that are caused to impinge on a phosphor display screen 24 of CRT

21.

10

35

The composite video signal is also applied to a synchronizing (sync) pulse separator circuit 25. separator 25 includes a capacitor 26 and a transistor 27. Transistor 27, illustratively of the pnp type, has its 15 base terminal 30 connected to one terminal of capacitor 26 and, via a resistor 28, to ground. The other terminal of capacitor 26 is coupled to IF circuit 14 and receives the composite video signal. The emitter terminal 32 of transistor 27 is coupled to a source of potential, 20 designated $+V_1$. The $+V_1$ potential may be produced by a regulated power supply (not shown) of conventional design embodied as part of the video display apparatus. The collector terminal 33 of transistor 27, which provides the output of sync separator 25, is also coupled via a 25 resistor 31 to ground. A vertical compensation circuit 68 is connected across capacitor 26 to change the sync separator time constant during the vertical sync pulse interval in order to insure proper operation of the sync 30 separator.

Transistor 27 is rendered conductive by the presence of the composite video signal from IF circuit 14. Conduction of transistor 27 causes capacitor 26 to charge, with the polarity shown in FIGURE 1, from the +V₁ supply via the emitter-base junction of transistor 27. The voltage established across capacitor 26, V_{AVE} in FIGURE 2A, biases transistor 27 so that transistor 27 is turned on only by the synchronizing information components of the composite video signal; i.e., that

- portion of the video signal exceeding the V_{SAT} voltage level, designated 69 in FIGURE 2A. Noise signal components 29 present in the composite video signal are of insufficient amplitude to render transistor 27
- 5 conductive. As can be seen by the capacitor 26 voltage waveform 34 of FIGURE 2A, capacitor 26 charges during the presence of the sync pulses, such as horizontal sync pulses 35 or vertical sync pulse 38, for example, and discharges via resistor 28 between sync pulses when transistor 27 is nonconductive, so that the average voltage across capacitor 26 has a level designated V_{AVF}.

The output signal at collector terminal 33 of transistor 27, shown in FIGURE 2B, is applied to differentiator circuit 40 and integrator circuit 41, as shown in FIGURE 1. Differentiator circuit 40, comprising capacitor 42 and resistor 43, produces horizontal or line rate sync pulses, as shown in FIGURE 2C, which are applied to horizontal deflection circuit 44 in order to trigger the operation of horizontal deflection circuit 44.

Horizontal deflection circuit 44, which receives power from a source of voltage +V₂, produces horizontal deflection current, via terminals H and H', in a horizontal deflection winding 45, located on the neck of CRT 21. Horizontal deflection circuit 44, which may be of a conventional resonant retrace type, produces horizontal rate flyback or retrace pulses that are used to derive the high voltage or ultor potential +HV for CRT 21.

Integrator circuit 41, comprising resistor 46 and capacitor 47, integrates the output pulses of transistor 27 to form a vertical sync pulse signal as shown in FIGURE 2D, which is applied to vertical deflection circuit 50. Vertical deflection circuit 50 is designed to be triggered by the sync pulse signal shown in FIGURE 2D when it reaches a voltage level designated 52, which corresponds to a time t₁ in FIGURE 2D. Vertical deflection circuit 50, which receives power from a source of voltage +V₃, generates vertical deflection current, via terminals V and V', in a vertical deflection winding 51, also located on the neck of CRT 21. The sync signals from differentiator

1 40 and integrator 41 act to synchronize the deflection currents of horizontal and vertical deflection circuits 44 and 50 so that the deflection of electron beam or beams 23 is synchronized with the video information provided by video signal processing circuit 17.

When the composite video signal comprises alternate interlaced fields of video information, such as that received via antenna ll, for example, the vertical blanking interval 36 includes equalizing pulses 37 that act to maintain synchronized operation of the horizontal deflection circuit. The presence of equalizing pulses 37 also maintain the average voltage across capacitor 26 to a level such that transistor 27 is rendered conductive only by the presence of sync pulses.

When the composite video signal is provided from 15 alternate signal source 12, operating as a computer game, for example, the video information may result in a progressive, rather than an interlaced scan. The vertical blanking interval 53 will therefore contain a vertical sync pulse 59, 20 but no equalising pulses, as shown by an illustrative composite video signal in FIGURE 2E. The absence of equalizing pulses allows capacitor 26 to discharge via resistor 28 to a lower voltage level, as shown by capacitor 26 voltage waveform 75, than that which would occur if equalizing pulses were present, resulting in the average voltage value on capacitor 26 being represented by line v_{AVF} . The bias on transistor 27 due to the decreased charge on capacitor 26 is therefore reduced, such that the voltage level required to render transistor 27 conductive is reduced. It is possible that noise signal components 55, present in the composite video signal will be of sufficient amplitude, as shown in FIGURE 2E at time 76, to render transistor 27 conductive. The additional conduction interval or intervals of transistor 27 due to the random noise signal components results in an increase in the output signal of integrator 41, as shown by dashed lines 56 and 77 in FIGURE 2F, such that the trigger level 52 for vertical deflection circuit 50 is reached at a time t_2 , or t_3 different than t_1 . The random change in

the time of triggering results in a visible vertical jitter of the display video information on display screen 24 of CRT 21.

An aspect of the present invention is embodied in 5 a compensation circuit 57 which is coupled between the $+V_1$ supply and the base terminal 30 of transistor 27. Compensation circuit 57 comprises the series combination of a diode 60 and a resistor 61 with diode 60 poled such that its anode terminal is coupled to the +V1 10 supply. Compensation circuit 57 clamps the base bias voltage of transistor 27 to a level approximating that established by the presence of a composite video signal incorporating equalizing pulses. During the time transistor 27 is nonconductive, current flow through diode 15 60 and resistor 61 acts to provide charging current to capacitor 26 with the result that the average voltage across capacitor 26 remains substantially constant. The bias voltage on the base of transistor 27 remains at a level sufficient to prevent noise signal components in the 20 video signal from rendering transistor 27 conductive. When transistor 27 is rendered conductive by the occurrence of a sync pulse, the current conducted by transistor 27 is much greater than the current conducted by compensation circuit 57 in order to prevent 25 interference of compensation circuit 57 with the operation of the sync separator. Diode 60 may be replaced by a transistor connected in a diode configuration, or by the series combination of two diodes, either of the same type or with one diode being a schottky diode, for example, 30 while maintaining the desirable operation of compensation circuit 57. The voltage drop across diode 60 or its equivalent is selected to be slightly less than the base-emitter voltage of transistor 27 in order to allow diode 60 to conduct.

The sync separator of the present embodiment, therefore, provides jitter-free, noise immune operation for video signals that do not include equalizing pulses without degrading the sync separator operation when equalizing pulses are present in the video signal.

CLAIMS:

1. A synchronizing pulse separator for a video display apparatus comprising:

a source of first video information signals incorporating a line and field rate synchronizing information signal having equalizing pulses;

a source of second video information signals incorporating a line and field rate synchronizing information signal having no equalizing pulses;

a capacitor;

means for coupling one of said first video information signal source and said second video information signal source to said capacitor;

a transistor having a first terminal coupled to a source of potential, a second terminal coupled to said capacitor and a third terminal providing an output signal representative of line and field rate synchronizing information in response to the application of said one of said first and second video information signals to said capacitor, said capacitor being charged to a first average voltage level in response to the application of said first video information signal to said capacitor and tending to be charged to a second average voltage level in response to the application of said second video information signal to said capacitor;

circuit means coupled between said source of potential and said second terminal of said transistor for maintaining said capacitor charged to substantially said first average voltage level when said second video information signal is applied to said capacitor; and where said circuit means comprises:

a charging path for said capacitor including a diode and a first resistor connected in series between said source of potential and said second terminal of said transistor to which said capacitor is connected; and a discharging path for said capacitor separate from said charging path and including a second resistor connected between said second terminal of said transistor to which said capacitor is connected and a point of reference potential.

- 2. A synchronizing pulse separator for a video display apparatus as recited in Claim 1 wherein said capacitor and said one end of said charging path are connected to said second terminal of said transistor without intervening elements.
- 3. A synchronizing pulse separator for a video display apparatus substantially as herein described with reference to the accompanying drawings.

TIMED: 02/05/95 10:08:32

PAGE: 1

REGISTER ENTRY FOR GB2193410

Form 1 Application No GB8715886.1 filing date 06.07.1987

Priority claimed:

07.07.1986 in United States of America - doc: 882560

Title SYNCHRONIZING PULSE SEPARATOR

Applicant/Proprietor

RCA CORPORATION, Incorporated in USA - Delaware, 201 Washington Road, Princeton, New Jersey 08540, United States of America

[ADP No. 00697417003]

Inventors

ISAAC MICHAEL BELL, 8121 Taunton Road, Indianapolis, Indiana, United
States of America [ADP No. 00082651001]

THOMAS DAVID GURLEY, 920 South Aberdeen Drive, Indianapolis, Indiana, United States of America [ADP No. 00082669001]

Classified to

H4F

H04N

Address for Service

E A KENNINGTON, RCA International Limited, Norfolk House, 31 St James's Square, LONDON, SWIH 4JR, United Kingdom [ADP No. 00049387001]

Publication No GB2193410 dated 03.02.1988

Patent Granted with effect from 18.97.1990 (Section 25(1)) with title SYNCHRONIZING PULSE SEPARATOR

29.03.1988 Section 32 Application filed

Entry Type 10.1 Staff ID. BAE1 Auth ID. BACK

31.05.1989 RCA LICENSING CORPORATION, Incorporated in USA - Delaware, 2
Independence Way, Princeton, New Jersey 08540, United States of
America
[ADP No. 00697326001]
registered as Applicant/Proprietor in place of
RCA CORPORATION, Incorporated in USA - Delaware, 201 Washington
Road, Princeton, New Jersey 08540, United States of America
[ADP No. 00697417003]
by virtue of deed of assignment dated 08.12.1987. Certified copy
filed on GB2198311

Entry Type 8.4 Staff ID. WE1 Auth ID. F21

10.05.1990 Notification of change of Address For Service name and address of E A KENNINGTON, RCA International Limited, Norfolk House, 31 St James's Square, LONDON, SWIH 4JR, United Kingdom

[ADP No. 00049387001]

to
T I M SMITH, GENERAL ELECTRIC TECHNICAL SERVICES COMPANY INC,
London Patent Operation, Burdett House, 15-16 Buckingham Street,
LONDON, WC2N 6DU, United Kingdom [ADP No. 00002279003]
dated 03.11.1988. Official evidence filed on GB2193410
Entry Type 7.1 Staff ID. BAE1 Auth ID. BACK

REGISTER ENTRY FOR GB2193410 (Cont.)

PAGE:

2

08.06.1992 Notification of change of Address For Service address of
T I M SMITH, GENERAL ELECTRIC TECHNICAL SERVICES COMPANY INC,
London Patent Operation, Burdett House, 15-16 Buckingham Street,
LONDON, WC2N 6DU, United Kingdom [ADP No. 00002279003]
to

RICHARD W PRATT, GENERAL ELECTRIC TECHNICAL SERVICES COMPANY INC, London Patent Operation, Essex House, 12-13 Essex Street, LONDON, WC2R 3AA, United Kingdom [ADP No. 00003954005] dated 01.04.1992. Official evidence filed on GB9206626.5

Entry Type 7.3 Staff ID. TR Auth ID. EO

- 23.02.1993 Application under Section 32 filed on 17.02.1993

 Entry Type 8.1 Staff ID. KH1 Auth ID. F20
- 02.03.1993 Notification of change of Applicant/Proprietor name of
 RCA LICENSING CORPORATION, Incorporated in USA Delaware, 2
 Independence Way, Princeton, New Jersey 08540, United States of
 America [ADP No. 00697326001]
 to
 RCA THOMSON LICENSING CORPORATION, Incorporated in USA Delaware,
 2 Independence Way, Princeton, New Jersey 08540, United States of
 America [ADP No. 05964408001]
 dated 30.06.1991. Official evidence filed on 2215154

Entry Type 7.2 Staff ID. RD Auth ID. F20

**** END OF REGISTER ENTRY ****

OA80-01 FG

OPTICS - PATENTS

02/05/95 10:08:42

PAGE: 1

RENEWAL DETAILS

PUBLICATION NUMBER

GB2193410 4

PROPRIETOR (S)

RCA Thomson Licensing Corporation, Incorporated in USA - Delaware, 2 Independence Way, Princeton, New Jersey 08540, United States of America

DATE FILED

06.07.1987

DATE GRANTED

18.07.1990 <

DATE NEXT RENEWAL DUE

06.07.1995

DATE NOT IN FORCE

DATE OF LAST RENEWAL

27.06.1994

YEAR OF LAST RENEWAL

08

STATUS

PATENT IN FORCE

**** END OF REPORT ****