(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
7 December 2006 (07.12.2006)

(10) International Publication Number
WO 2006/130438 A1

(51) International Patent Classification:
G11C 7/10 (2006.01) G11C 7/22 (2006.01)

(21) International Application Number:
PCT/US2006/020326

(22) International Filing Date:
26 May 2006 (26.05.2006)

(25) Filing Language:
English

(26) Publication Language:
English

(30) Priority Data:
11/139,227 27 May 2005 (27.05.2005) US

(71) Applicant (for all designated States except US): SPAN-
SION LLC [US/US]; ONE AMD PLACE, MAIL STOP
68, Po. Box 3453, Sunnyvale, CA 94088-3453 (US).

(72) Inventors; and
(75) Inventors/Applicants (for US only): BILL, Colin, S.
[GB/US]; 1384 Rose Garden Lane, Cupertino, CA 95014
(US). CAL, Wei, Daisy [CN/US]; 5388 Shamrock Com-
mon, Fremont, CA 94555 (US).

(74) Agent: JAIPERSHAD, Rajendra; ONE AMD PLACE,
MAIL STOP 68, Po. Box 3453, Sunnyvale, CA 94088-
3453 (US).

(51) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,
KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LV,
LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI,
NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG,
SK, SL, VM, SY, T, TM, TN, TR, TT, TZ, UA, UG, US,
UZ, VC, VN, YU, ZA, ZM, ZW.

(54) Title: PAGE BUFFER ARCHITECTURE FOR PROGRAMMING, ERASING AND READING NANOSCALE RESISTIVE
MEMORY DEVICES

WO 2006/130438 A1

(57) Abstract: In the present method of programming and erasing the resistive memory devices (30) of an array thereof, upon a
single command, high current is provided in both the program and erase functions to program and erase only those memory devices
(30) whose state is to be changed from the previous state thereof.
BACKGROUND OF THE INVENTION

1. Technical Field

This invention relates generally to memory devices, and more particularly, to resistive memory device operation.

2. Background Art

Figure 1 illustrates a type of resistive memory device 30 known as an ion motion resistive memory device. The memory device 30 includes an electrode 32 (for example copper), a copper sulfide layer 34 on the electrode 32, an active layer 36, for example a copper oxide layer, on the layer 34, and an electrode 38 (for example titanium) on the active layer 36. Initially, assuming that the memory device 30 is unprogrammed, in order to program the memory device 30, ground is applied to the electrode 38, while a positive voltage is applied to electrode 32, so that an electrical potential $V_{pg}$ (the “programming” electrical potential) is applied across the memory device 30 from a higher to a lower electrical potential in the forward direction of the memory device 30 (see Figure 2, a plot of memory device current vs. electrical potential applied across the memory device 30). This potential is sufficient to cause copper ions to be attracted from the layer 34 toward the electrode 38 and into the active layer 36 (A) so that conductive filaments are formed, causing the active layer 36 (and the overall memory device 30) to be in a (forward) low-resistance or conductive state. Upon removal of such potential (B), the ions drawn into the active layer 36 during the programming step remain therein, so that the active layer 36 (and memory device 30) remain in a conductive or low-resistance state.

In the read step of the memory device 30 in its programmed (conductive) state, an electrical potential $V_r$ (the “read” electrical potential) is applied across the memory device 30 from a higher to a lower electrical potential in the forward direction of the memory device 30. This electrical potential is less than the electrical potential $V_{pg}$ applied across the memory device 30 for programming (see above). In this situation, the memory device 30 will readily conduct current, which indicates that the memory device 30 is in its programmed state.

In order to erase the memory device, a positive voltage is applied to the electrode 38, while the electrode 32 is held at ground, so that an electrical potential $V_e$ (the “erase” electrical potential) is applied across the memory device 30 from a higher to a lower electrical potential in the reverse direction of the memory device 30. This potential is sufficient to cause copper ions to be repelled from the active layer 36 toward the electrode 32 and into the layer 34 (C), causing the active layer 36 (and the overall memory device 30) to be in a high-resistance or substantially non-conductive state. This state remains upon removal of such potential from the memory device 30.

In the read step of the memory device 30 in its erased (substantially non-conductive) state, the electrical potential $V_r$, is again applied across the memory device 30 from a higher to a lower electrical potential in the forward direction of the memory device 30, as described above. With the active layer 34 (and memory device 30) in a high-resistance or substantially non-conductive state, the memory device 30 will not conduct significant current, which indicates that the memory device 30 is in its erased state. A resistive memory array typically
includes a large number of these memory devices 30, each of which can be individually read, programmed and erased.

As will be noted from the above description and Figure 2, relatively low current is required for reading the state of the memory device 30 (desirable to apply low voltage so as to avoid disturb into another state), while substantially higher currents are required for programming and erasing the device 30. In turn, architecture for proving such high currents is required.

Additionally, typically, in a conventional flash memory array, a two-command approach is undertaken, wherein, upon a first command, a whole page of data is erased, and then upon a second command data is written into the array. It would be desirable to provide an approach wherein, upon a single command, erasing and programming is undertaken on only those the memory devices wherein a change of state is required from the previous state, i.e., those memory devices whose state is not to be changed from the previous state are left in that state and do not undergo an erase or program operation.

Therefore, what is needed is a method of meeting the high current needs in programming and erasing the memory devices of resistive memory devices, meanwhile using a single command and changing the state of only those memory devices wherein a change of state is required.

DISCLOSURE OF THE INVENTION

Broadly stated, the present invention is a method of undertaking an operation on resistive memory devices of an array thereof, the array containing memory devices in different states, comprising determining the desired state of each memory device, determining the state of each memory device, and writing data to only those memory devices wherein the state thereof is different from the desired state thereof.

The present invention is better understood upon consideration of the detailed description below, in conjunction with the accompanying drawings. As will become readily apparent to those skilled in the art from the following description, there is shown and described an embodiment of this invention simply by way of the illustration of the best mode to carry out the invention. As will be realized, the invention is capable of other embodiments and its several details are capable of modifications and various obvious aspects, all without departing from the scope of the invention. Accordingly, the drawings and detailed description will be regarded as illustrative in nature and not as restrictive.

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as said preferred mode of use, and further objects and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

Figure 1 is a cross-sectional view of an above-described memory device;
Figure 2 is a plot of current vs. voltage illustrating operating characteristics of the memory device of Figure 1;
Figure 3 is a general illustration of the present circuit for practicing the invention;
5 BEST MODE(S) FOR CARRYING OUT THE INVENTION

Reference is now made in detail to a specific embodiment of the present invention which illustrates the best mode presently contemplated by the inventors for practicing the invention.

Figure 3 illustrates in general form the circuit for practicing the present invention. A portion of a page 40 of a memory array 42 is shown. The page 40 of the memory array 42 includes a plurality of memory structures 48. Circuitry 50 (including write driver 52, circuit logic 54, and an input/output port 56) is in operative association with the page 40 in a manner which will be described.

Each memory structure 48 includes a bit line 58 which may be connected to the circuitry 50 through a y decoder transistor 60 and a y decoder transistor 62. Each bit line 58 has connected thereto along its length a plurality of memory devices 30, each connected in series with an access transistor 64. For the sake of clarity, however, only a single memory device 30 is shown as operatively connected to each bit line 58. Each memory structure 48 also includes a data register 66 in series with a sense latch 68 (connected by a transistor 70 illustrated as a switch), the data register 66 and sense latch 68 being connected in parallel with the bit line 58, by means of a transistor 72 illustrated as a switch connecting the bit line 58 and sense latch 68, and a transistor 74 illustrated as a switch connecting the bit line 58 and data register 66.

Operation of the circuitry will be described with reference to one on the memory structures 48 of Figure 3, in this example of the middle memory structure 48, although it will be understood that each of the other memory structures 48 operate in a similar manner.

Initially, as described above, memory device 30 may be in a high resistance (program "1") state or in a low resistance (program "0") state. Also referring to Figure 4, with switch 74 closed and switches 70, 72 open, data is loaded byte by byte from the input/output port 56 through the y decoder transistor 62 and into the data register 66. This data is indicative of the desired state of the memory device 30A. Then, switch 70 is closed, and data in the data register 66 is dumped (whole page) to the sense latch 68. Next, an erase verification step is undertaken, in effect comparing the data in the sense latch 68 with the data in the memory device 30, to determine whether an erase step of the memory device 30 needs to be undertaken (whole page). That is, for example, if the memory device 30 is in an erased state (logic 1), and the desired state of the memory device 30 is the erased state (logic 1), an erase step for the memory device 30 is not needed and is not to be undertaken.

Likewise, if the memory device 30 is in a programmed state (logic 0), and the desired state of the memory device 30 is the programmed state (logic 0), an erase step is not to be undertaken. If the memory device 30 is in an erased state (logic 1) and the desired state of the memory device 30 is the programmed state (logic 0), an erase step is not to be undertaken (a program step to be undertaken, which will be described later). Finally, if the memory device 30 is in a programmed state (logic 0) and the desired state of the memory device 30 is the erased state (logic 1), an erase step is to be undertaken. With switch 72 closed and switches 70, 74 open, information as to the necessity of undertaking an erase step is provided from the sense latch 68 through switch 72 and through the y decoder transistor 62 and y decoder transistor 60 to logic 54, which provides information
to the write driver 52, based on the state of the sense latch 68, to provide an erase current through the memory device 30 in that situation where it is desired (see above). Then, another erase verify step is undertaken through communication of the memory device 30 with the sense latch 68, and the state of the sense latch 68 indicates whether the erase step has been undertaken successfully. If an erase step is desired and this erase verification step has indicated that an erased state has not been achieved, the erase step is repeated and other erase verification step is undertaken, until erase verification indicates that the erase step has been effective.

Next, a program verification step is undertaken, comparing the data in the sense latch 68 with the data in the memory device 30, to determine whether a program step of the memory device 30 needs to be undertaken. That is, for example, if the memory device 30 is in an erased state (logic 1), and the desired state of the memory device 30 is the erased state (logic 1), a program step is not needed and is not to be undertaken. Likewise, if the memory device 30 is in a programmed state (logic 0), and the desired state of the memory device 30 is the programmed state (logic 0), a program step is not to be undertaken. If the memory device 30 is in an erased state (logic 1) and the desired state of the memory device 30 is the programmed state (logic 0), a program step is to be undertaken. Finally, if the memory device 30 is in a programmed state (logic 0) and the desired state of the memory device 30 is the erased state (logic 1), a program step is not to be undertaken. Information as to the necessity of undertaking a program step is provided from the sense latch 68 through switch 72 and through the y decoder transistor 62 and y decoder transistor 60 to logic 54, which provides information to the write driver 52, based on the state of the sense latch 68, to provide a program current through the memory device 30 in that situation where it is desired (see above). Then, another program verification step is undertaken through communication of the memory device 30 with the sense latch 68, and the state of the sense latch 68 indicates whether the program step has been undertaken successfully. If a program step is desired and this program verification step has indicated that a programmed state has not been achieved, the program step is repeated and another program verification step is undertaken, until program verification indicates that the programming step has been effective.

Figure 5-15 illustrate in detail the circuitry of Figure 3. As shown, four memory structures 481, 482, 483, 484 are illustrated, although it will be understood that a very large number of such memory structures are included in the sector 46. Each memory structure 48 includes data register 66, sense latch 68, and transistors 70, 72, 74 all as described above. In each memory structure 48, sensing circuitry 80, including transistors 82, 84, 86, 88 in series, communicates with associated bit line 58 through transistor 90, and with the associated sense latch 68 as shown.

In the present example, in order to illustrate the method, the memory devices 301, 302, 303, 304 are initially shown as in the low resistance (0), low resistance (0), high resistance (1), high resistance (1) states respectively. Meanwhile, the desired states of the memory devices are to be low resistance (0), high resistance (1), low resistance (0), high resistance (1) respectively. Initially, with LDPB high and with DUMP low and RDPB low, data bits (0101) are provided successively through y decoder transistor 60 and Y decoder transistors 621, 622, 623, 624 to the respective data registers 661, 662, 663, 664, so that nodes C1, C2, C3, C4 of the data registers 661, 662, 663, 664 are in the 0101 states respectively (Figure 5). Then (Figure 6), the inputs to the transistors 70 are simultaneously taken high (DUMP high), so that the information on each nodes C is provided to the associated sense latch, so that the state of the node A of the sense latch is the same as the state of the node C of the associated data register. That is, the nodes A1, A2, A3, A4 are in the 0101 states respectively.
Meanwhile, each node B of a sense latch will be in state opposite to the associated node A, i.e., the nodes B1, B2, B3, B4 will be in the 1010 states respectively.

Next, and referring to Figure 7, an erase verify step is undertaken, wherein BLPROT is low, SET is low, and RDPB, DUMP, and LDDB are all low. With the y decoder transistors 62₁, 62₂, 62₃, 62₄ on, a read current is driven through each of the memory devices 3₀₁, 3₀₂, 3₀₃, 3₀₄, and, depending on the resistance thereof, the respective nodes BL₁, BL₂, BL₃, BL₄ (and nodes SNS₁, SNS₂, SNS₃, SNS₄) will be either high or low. In the particular situation illustrated, because of the low resistance of the memory devices 3₀₁, 3₀₂, the nodes BL₁, BL₂ and SNS₁, SNS₂ will the high, while because of the high resistance of the memory devices 3₀₃, 3₀₄, the nodes BL₃, BL₄ and SNS₃, SNS₄ will be low. In the memory structure 4₈₁, with SNS₁ high and SET low, the node B₁ will remain in the 1 state. In the memory structure 4₈₂, again with SNS high and SET low, the node B₂ will remain in the 0 state. In the memory structure 4₈₃, with SNS low and SET low, the node B₃ will remain in the 1 state. However, in the memory structure 4₈₄, with SNS low and SET low, the node B₄ will be forced high, i.e., into a 1 state, forcing node A₄ thereof into a low or 0 state.

Next (Figure 8), the signal RDPB is driven high, turning the transistors 7₂ on, so that the information at nodes A₁, A₂, A₃, A₄ of the memory structures 4₈₁, 4₈₂, 4₈₃, 4₈₄ is communicated successively through y decoder transistors 6₂₁, 6₂₂, 6₂₃, 6₂₄ to the logic 5₄ in the series 0₁₀₀. The logic 5₄ provides information to the write driver 5₂ to erase only those memory devices wherein the state of the associated node A is 1. In this case, this is only the memory device 3₀₂. Then (Figure 9), with only the Y decoder transistor 6₂₂ on, high current is driven by the write driver 5₂ through the memory device 3₀₂ in the proper direction to provide erasing of that memory device 3₀₂. As illustrated in Figure 9, through this operation, the state of the memory device 3₀₂ changes from 0 (low resistance) to 1 (high resistance). Meanwhile, the states of the memory devices 3₀₁, 3₀₃, 3₀₄ remained unchanged, so that the states of the memory devices 3₀₁, 3₀₂, 3₀₃, 3₀₄ are now respectively 0₁₁₁.

To complete the erase procedure (Figure 10), another erase verification step is undertaken wherein BLPROT is low, SET is low, and RDPB, DUMP, and LDDB are all low. With the y decoder transistors 6₂₁, 6₂₂, 6₂₃, 6₂₄ on, a read current is driven through each of the memory devices 3₀₁, 3₀₂, 3₀₃, 3₀₄, and, depending on the resistance thereof, the respective nodes BL and SNS will be either high or low. Because of the low resistance of the memory device 3₀₂, the node BL₁ and node SNS₁ will the high, while because of the high resistance of memory devices 3₀₃, 3₀₄, the nodes BL₂, BL₃ and BL₄ and nodes SNS₂, SNS₃ and SNS₄ will be low. All of the nodes A will be in their low state, which information, when provided to the logic 5₄, confirms that erasing as desired has been achieved.

Throughout this procedure, with DUMP low, the nodes C₁, C₂, C₃, C₄ have remained in their initially set states, i.e., 0₁₀₁ respectively (Figure 11). Then, the inputs (DUMP) to the transistors 7₀ are simultaneously taken high, so that the information on each of the nodes C is provided its associated sense latch, so that the state of the node A of a sense latch is the same as the state of the node C of the associated data register. That is, the nodes A₁, A₂, A₃, A₄ are in the 0₁₀₁ states respectively. Meanwhile, the nodes B₁, B₂, B₃, B₄ of the sense latches 6₈₁, 6₈₂, 6₈₃, 6₈₄ will each be in a state opposite to that of the associated node A, i.e., the nodes B₁, B₂, B₃, B₄ will be in the 1010 states respectively.

Next, and referring to Figure 12, a program verify step is undertaken, wherein BLPROT is low, SET is high, and RDPB, DUMP, and LDDB are all low. With the y decoder transistors 6₂₁, 6₂₂, 6₂₃, 6₂₄ on, a read current is driven through each of the memory devices 3₀₁, 3₀₂, 3₀₃, 3₀₄ and, depending on the resistance thereof,
the respective nodes BL1, BL2, BL3, BL4 and SNS1, SNS2, SNS3, SNS4 will be either high or low. In the particular situation illustrated, because of the low resistance of the memory device 301, the node BL1 (node SNS1) will be high, while because of the high resistance of the memory devices 302, 303, 304, the nodes BL2, BL3, BL4 and nodes SNS2, SNS3 and SNS4 will be low. In the memory structure 301, with SNS1 high and SET high, the node B1 will be driven to the 0 state, in turn driving the node A1 to the 1 state. Meanwhile, the nodes B2, B3 and B4 will remain in their 010 states respectively.

Next (Figures 13 and 14), the signal RDPB is driven high, turning the transistors 721, 722, 723, 724 on, so that the information at node A of each memory structure is communicated successively through Y decoder transistors 621, 622, 623, 624 to the logic 54 in the series 1101. The logic 54 provides information to the write driver to program only those memory devices wherein the state of the associated node A is 0. In this case, this is only the memory device 301. Then, with only the Y decoder transistor 623 on, high current is driven by the write driver 52 through the memory device 303 in the proper direction to provide programming of that memory device 303. As illustrated in Figure 14, through this operation, the state of the memory device 303 changes from 1 (high resistance) to 0 (low resistance). Meanwhile, the states of the memory devices 301, 302, 304 remained unchanged, so that the states of the memory devices 301, 302, 303, 304 are now respectively 0101, corresponding to the initially provided data.

Finally, to complete the programming procedure, another program verification step (Figure 15) is undertaken wherein BLPROT is low, SET is high, and RDPB, DUMP, and LDPB are all low. With the y decoder transistors 621, 622, 623, 624 on, a read current is driven through each of the memory devices 301, 302, 303, 304 and, depending on the resistance thereof, the respective nodes SNS will be either high or low. Because of the low resistance of the memory devices 301, 302, the nodes BL1, BL3 and nodes SNS1, SNS3 will be the high, while because of the high resistance of the memory devices 301, 304, the nodes BL2, BL4 and nodes SNS2 and SNS4 will be low. Node B3 will be driven low, driving node A3 high. All of the nodes A will be in their high state, which information, when provided to the logic circuit, confirms that programming as desired has been achieved.

As described above, and as illustrated in Figure 4, the entire process takes place in response to a single command. This is to be contrasted with the prior art, wherein a two-command approach is undertaken, i.e., wherein, upon a first command, a whole page of data is erased, and then upon a second command data is written into the array. In addition, it will be seen that erasing and programming is undertaken on only those the memory devices wherein a change of state is required from the previous state, i.e., those memory devices whose state is not to be changed from the previous state are left in that state and do not undergo an erase or program operation. Clearly these approaches greatly increase the efficiency of the programming and erasing of memory devices and reduce power requirements. Furthermore, this method provides the high currents required for programming and erasing the devices.

While the present approach is readily applicable to ion motion resistive memory devices of the type described above in the Background Art, it will be understood that the present approach is applicable to a wide variety of memory devices, including electronic switching resistive memory devices.

The foregoing description of the embodiment of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Other modifications or variations are possible in light of the above teachings.
The embodiment was chosen and described to provide the best illustration of the principles of the invention and its practical application to thereby enable one of ordinary skill of the art to utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. All such modifications and variations are within the scope of the invention as determined by the appended claims when interpreted in accordance with the breadth to which they are fairly, legally and equitably entitled.
CLAIMS:
What is claimed is:

1. A method of undertaking a procedure on a resistive memory device (30) comprising:
   providing data information to a data register (66);
   providing data information from the data register (66) to a latch (68); and
   providing information relating to writing data in the memory device (30) from the latch (68) to a write
   driver (52).

2. The method of claim 1 and further comprising the write driver (52) writing data in the memory device
   (30).

3. The method of claim 2 wherein the writing of data by the write driver (52) changes the resistance of
   the memory device (30) from a lower to a higher state.

4. The method of claim 2 wherein the writing of data by the write driver (52) changes the resistance of
   the memory device (30) from a higher to a lower state.

5. The method of claim 1 wherein, based on the information relating to writing data in the memory
   device (30), data is not written in the memory device (30) by the write driver (52).

6. The method of claim 3 and further comprising verifying the higher resistance state of the memory
   device (30).

7. The method of claim 4 and further comprising verifying the lower resistance state of the memory
   device (30).

8. A method of undertaking an operation on a resistive memory device (30) comprising:
   determining the desired state of the memory device (30);
   determining the state of the memory device (30); and
   writing data to the memory device (30) based on the desired state of the memory device (30) and the
   determined state of the memory device (30) only if the state of the memory device (30) and the desired state of
   the memory device (30) are different.

9. The method of claim 8 and further verifying the state of the memory device (30).

10. A memory structure comprising:
    a bit line (BL);
    a resistive memory device (30) connected to the bit line;
    a data register (66);
    means for connecting the bit line (BL) with the data register (66);
    a latch (68);
    means for connecting the bit line (BL) with the latch (68); and
    means for connecting the data register (66) with the latch (68).

11. The structure of claim 10 and further comprising a write driver (52) connected to the bit line.
FIGURE 1 (PRIOR ART)

FIGURE 2 (PRIOR ART)
LOAD DATA

DATA TO SENSE LATCHES

ERASE VERIFY

ERASE

ERASE VERIFY

DATA TO SENSE LATCHES

PROGRAM VERIFY

PROGRAM

PROGRAM VERIFY

FIGURE 4
Figure 5
A. CLASSIFICATION OF SUBJECT MATTER
INV. G11C7/10 G11C7/22

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED
Minimum documentation searched (classification system followed by classification symbols)
G11C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)
EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>paragraphs [0013] - [0015], [0021] - [0023]; figure 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>column 3, lines 36-60</td>
<td></td>
</tr>
<tr>
<td></td>
<td>column 6, line 34 - column 8, line 14; figure 5</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>WO 2004/064074 A (SIEMENS AG [DE]; GERLT AXEL [DE]; CLEMENS WOLFGANG [DE])</td>
<td>1-11</td>
</tr>
<tr>
<td></td>
<td>29 July 2004 (2004-07-29)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>page 4, line 8 - page 5, line 6; figure 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>column 7, line 31 - line 50; figure 1</td>
<td></td>
</tr>
</tbody>
</table>

Date of the actual completion of the international search
17 October 2006

Date of mailing of the international search report
30/10/2006
<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>JP 2003016778 A</td>
<td>17-01-2003</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2006118780 A1</td>
<td>08-06-2006</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WO 9749086 A1</td>
<td>24-12-1997</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 5777923 A</td>
<td>07-07-1998</td>
</tr>
</tbody>
</table>