



(51) International Patent Classification:

G06G 7/184 (2006.01) G06G 7/18 (2006.01)

G06F 7/64 (2006.01) G06G 7/19 (2006.01)

EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

(21) International Application Number:

PCT/US2017/044133

(22) International Filing Date:

27 July 2017 (27.07.2017)

Declarations under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))

(25) Filing Language:

English

Published:

— with international search report (Art. 21(3))

(26) Publication Language:

English

(71) Applicant: BAE SYSTEMS INFORMATION AND ELECTRONIC SYSTEMS INTEGRATION INC.

[US/US]; PO Box 868, NHQ1-719, Nashua, New Hampshire 03061-0868 (US).

(72) Inventor: HAIRSTON, Allen W.; BAE Systems Information and Electronic Systems Integration Inc., PO Box 868, NHQ1-719, Nashua, New Hampshire 03061-0868 (US).

(74) Agent: CURRAN, Matthew J. et al.; c/o Bae Systems Information And Electronic Systems Integration INC., PO Box 868, NHQ1-719, Nashua, New Hampshire 03061-0868 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,

(54) Title: HIGH VOLTAGE GAIN SWITCHED CAPACITOR FILTER INTEGRATION




Figure 2B

(57) Abstract: A method of operating switched capacitor filter integration circuits by pre-charging a final filter capacitor thereof with the final full voltage gain value during a first subframe to obtain an enhanced signal to noise ratio without changes to the circuit or components thereof.

HIGH VOLTAGE GAIN SWITCHED CAPACITOR FILTER INTEGRATION

INVENTORS:

Allen W. Hairston

FIELD

[0001] The disclosure relates to readout circuits, and more particularly, to a switched capacitor filter subframe integration scheme useful in readout integrated circuits.

BACKGROUND

[0002] Charge coupled devices (CCDs), complementary metal oxide semiconductor (CMOS) devices, and infrared imagers, which may be referred to generally as Solid State Area Array Imaging Devices (SSAAIDs), are used to capture images received in the form of light. They are currently widely used for both defense and commercial purposes. Some popular uses include digital cameras, scanners, cell phones, and surveillance devices.

[0003] SSAAIDs contain pixels arranged in a grid, which is referred to as a Focal Plane Array (FPA). Each pixel of an SSAAID generates and holds an amount of charge proportionate to the intensity of light incident thereon and the length of time that light was allowed to fall on the pixel using an integration circuit.

[0004] An integration circuit performs the mathematical operation of integration with respect to time. Said another way, the output voltage of an integration circuit is proportional to the input voltage, integrated over time ($Output \propto \int Input$). In the case of a pixel, the input voltage is generated by the impact of photons on a detector. The charge handling capacity of such a

circuit is determined by voltage, integration time, and capacitance of its capacitor(s).

[0005] Furthermore, current SSAIDs are limited in their ability to provide acceptable images in moderate to low light level conditions as well as in high light level conditions by the dynamic range of the integration circuit of the pixels. In low light level conditions, where there are relatively few incoming photons incident on any given pixel, the signal-to-noise ratio (SNR) of the output is very low, resulting in a grainy/noisy image in dark areas of the image. Moreover, in low SNR situations, other variables can also create non-uniformities in the images where the signal levels are not sufficient to overcome the sensitivity anomalies.

[0006] Pixel integration circuits may also become saturated in high light level conditions. When a large amount of light hits a pixel, the integration circuit of that pixel, and even those of nearby pixels, due to a phenomenon referred to as “blooming”, become saturated, a situation that results in the integration circuit ceasing to be able to capture additional information. Saturation results in washed out images or portions thereof. Although anti-blooming circuits may be used to help reduce the impact of one or a cluster of saturated pixels on others, to increase high light level performance of a given pixel requires increasing the capacity, or well size, of its integration circuit, thereby preventing saturation over a given interval of time.

[0007] Prior art FPAs have used shorter integration times to provide better low gain, or high light, performance, but are less sensitive as a result and therefore less able to capture low light level conditions.

[0008] Prior art FPAs have also used switched capacitor filter circuits in such integration circuits to create a larger effective well capacity when the desired integration capacitor does not fit within the detector area. Their performance, however, especially their signal to noise ratio and gain flexibility, is not optimal for this application.

[0009] What is needed, therefore, are techniques for improving signal to noise ratio in switched capacitor filter integration circuits such that improvements in signal to noise ratio are realized while maintaining their current advantage of providing a larger effective well capacity when the desired integration capacitor does not fit within the detector area.

SUMMARY

[0010] The present disclosure describes a new way of operating switched capacitor filter integration circuits that improves their signal to noise ratio performance. The method is especially useful when reducing the number of subframes from a design value. Methods described herein allow for higher transimpedance gain for the same total integration time in a frame. Furthermore, the current advantage of switched capacitor filter integration circuits, i.e. providing a larger effective well capacity when the desired integration capacitor does not fit within the detector area, is maintained.

[0011] The method does not require extra components compared to the conventional circuit. Rather, the method disclosed herein accomplishes the aforementioned benefits using a more complex timing pattern as compared to prior art methods of operating switched capacitor filter integration circuits.

[0012] Specifically, by pre-charging a final filter capacitor of a switched capacitor filter integration circuit with the final full voltage gain value, significant benefits are obtained. This is done by running a first subframe with integration and filter capacitors combined as one larger integration capacitor, bypassing the switched capacitor filter, prior to reverting to more conventional switched capacitor filter timing.

[0013] Essentially, this can be thought of as pre-setting the sum capacitor based on the very first subframe alone to what is assumed to be close to its final value. This can be thought of more simply as starting a running average at what you believe the end average will be based on the first value obtained.

[0014] Such a method of operating the switched capacitor filter integration circuit gives reasonable voltage gain even when using numbers of subframes with relatively few switched capacitor filter time constants. Such a method also provides slightly better performance relative to prior art methods even when using the optimum number of subframes for signal to noise ratio.

[0015] Furthermore, the extra voltage obtained by operating the switched capacitor filter subframe integration circuit in accordance with the teachings of the present disclosure suppresses any additional readout noise caused by such a method of operation.

[0016] One embodiment of the present disclosure provides a method of operating a switched capacitor filter subframe integration circuit comprising: on a switched capacitor filter subframe integration circuit comprising a split switch, a sum switch, an integration capacitor, a split capacitor, and a sum capacitor: closing all switches, thereby resetting all capacitors; integrating a first subframe across all capacitors simultaneously; resetting the integration capacitor and split capacitor; integrating a second subframe on the integration capacitor and split capacitor; opening the split switch; closing the sum switch, thereby allowing the charge on the split capacitor to flow into the sum capacitor; repeating the above steps pertaining to integrating the second subframe as many times as desired to complete subframe integration with desired levels of voltage gain and noise.

[0017] Another embodiment of the present disclosure provides such a method wherein the sum capacitor is larger than the other capacitors.

[0018] A further embodiment of the present disclosure provides such a method wherein the integration time of the first subframe is longer than that of subsequent subframes in accordance with the ratio:

[0019] $F_{\text{ sint }} = (C_{\text{ int }} + C_{\text{ sp }} + C_{\text{ sum }}) / (C_{\text{ int }} + C_{\text{ sp }})$

[0020] Where:

[0021] F_{sint} = First Subframe Interval (ms)

[0022] C_{int} = Capacitance of the integration capacitor

[0023] C_{sp} = Capacitance of the split capacitor

[0024] C_{sum} = Capacitance of the sum capacitor

[0025] Yet another embodiment of the present disclosure provides such a method wherein the combined capacitance of all capacitors is double that of the integration and split capacitors.

[0026] A yet further embodiment of the present disclosure provides such a method wherein integration time is scaled based on the size of the sum capacitor relative to the integration and split capacitors to maintain a desired gain.

[0027] Still another embodiment of the present disclosure provides such a method wherein the integration time is increased proportionately to the increase in capacitance to the switched capacitor filter subframe integration circuit.

[0028] One embodiment of the present disclosure provides a method of operating a switched capacitor filter subframe integration circuit comprising: during a first integration interval, setting the voltage of a sum capacitor equal to what is seen on an integration capacitor.

[0029] Another embodiment of the present disclosure provides such a method wherein the sum capacitor is larger than other capacitors included on the integration circuit.

[0030] A further embodiment of the present disclosure provides such a method wherein the integration time of the first subframe is longer than that of subsequent subframes in accordance with the ratio:

[0031] $F_{sint} = (C_{int} + C_{sp} + C_{sum}) / (C_{int} + C_{sp})$

[0032] Where:

[0033] F_{sint} = First Subframe Interval (ms)

[0034] C_{int} = Capacitance of an integration capacitor

[0035] C_{sp} = Capacitance of a split capacitor

[0036] C_{sum} = Capacitance of the sum capacitor

[0037] Yet another embodiment of the present disclosure provides such a method wherein the combined capacitance of all capacitors present on the integration circuit is double that of an integration capacitor and a split capacitor present thereon.

[0038] A yet further embodiment of the present disclosure provides such a method wherein integration time is scaled based on the size of the sum capacitor relative to an integration capacitor and a split capacitor present on the integration circuit to maintain a desired gain.

[0039] Still another embodiment of the present disclosure provides such a method wherein integration time is increased proportionately to increase in capacitance.

[0040] One embodiment of the present disclosure provides a method of operating a switched capacitor filter subframe integration circuit comprising: on a switched capacitor filter subframe integration circuit comprising a split switch, a sum switch, an integration capacitor, a split capacitor, and a sum capacitor, wherein the switched capacitor filter subframe integration circuit is fixed to and in operative communication with a pixel: closing all switches, thereby resetting all capacitors; integrating a first subframe across all capacitors simultaneously; resetting the integration capacitor and split capacitor; integrating a second subframe on the integration capacitor and split capacitor; opening the split switch; closing the sum switch, thereby allowing the charge on the split capacitor to flow into the sum capacitor; repeating the above steps pertaining to integrating the second subframe as many times as desired to complete subframe integration with desired levels of voltage gain and noise.

[0041] Another embodiment of the present disclosure provides such a method wherein the sum capacitor is larger than the other capacitors.

[0042] A further embodiment of the present disclosure provides such a method wherein the integration time of the first subframe is longer than that of subsequent subframes in accordance with the ratio:

[0043] $F_{sint} = (C_{int} + C_{sp} + C_{sum}) / (C_{int} + C_{sp})$

[0044] Where:

[0045] F_{sint} = First Subframe Interval (ms)

[0046] C_{int} = Capacitance of the integration capacitor

[0047] C_{sp} = Capacitance of the split capacitor

[0048] C_{sum} = Capacitance of the sum capacitor

[0049] Yet another embodiment of the present disclosure provides such a method wherein the combined capacitance of all capacitors is double that of the integration and split capacitors.

[0050] A yet further embodiment of the present disclosure provides such a method wherein integration time is scaled based on the size of the sum capacitor relative to the integration and split capacitors to maintain a desired gain.

[0051] Still another embodiment of the present disclosure provides such a method wherein the integration time is increased proportionately to the increase in capacitance to the switched capacitor filter subframe integration circuit.

[0052] The features and advantages described herein are not all-inclusive and, in particular, many additional features and advantages will be apparent to one of ordinary skill in the art in view of the drawings, specification, and claims. Moreover, it should be noted that the language used in the specification has been principally selected for readability and instructional purposes, and not to limit the scope of the inventive subject matter.

BRIEF DESCRIPTION OF THE DRAWINGS

[0053] Figure 1 is a schematic illustrating a conventional switched capacitor filter subframe integration circuit;

[0054] Figure 2A is a chart illustrating switched capacitor filter subframe integration timing in a conventional subframe integration circuit;

[0055] Figure 2B is a chart illustrating switched capacitor filter subframe integration timing in a high voltage gain subframe integration circuit, in accordance with embodiments of the present disclosure;

[0056] Figure 3 is a graph illustrating the voltage output (y-axis) from a switched capacitor filter comparing standard and high voltage timing relative to the number of integration subframes (x-axis), in accordance with embodiments of the present disclosure;

[0057] Figure 4 is graph illustrating switched capacitor filter noise output (y-axis) for standard and high voltage timing relative to the number of subframes (x-axis), in accordance with embodiments of the present disclosure; and

[0058] Figure 5 is a graph illustrating switched capacitor filter signal to noise ratio for standard and high voltage timing compared to an ideal integrator with read noise relative to the number of subframes, in accordance with embodiments of the present disclosure.

DETAILED DESCRIPTION

[0059] A typical switched capacitor filter subframe integration circuit **100** is shown in Figure 1. The switched capacitor filter subframe integration circuit **100** comprises a split switch **102**, a sum switch **104**, an integration capacitor (C_{int}) **106**, a split capacitor (C_{sp}) **108**, and a sum capacitor (C_{sum}) **110**.

[0060] The time constant of such a switched capacitor filter subframe integration circuit **100** is determined by the size of the split capacitor (C_{sp}) **108**, with a larger split capacitor providing a shorter time constant. Specifically, the ratio of capacitance of C_{sum} **110** to C_{split} **108** determines the time constant.

[0061] Now referring to Figures 2A and 2B, the convention in these figures is that a high level indicates a closed switch and a low level indicates an open switch. The completion of a reset is indicated by the reset (RS) clock going low. The integration time is shown in black.

[0062] In each figure, the total integration time for each frame to be read out of the switched capacitor filter subframe integration circuit **100** is divided into a number of subframe integration times. At the beginning of the integration of each frame, all switches are closed and all capacitors are reset. During each subframe, there is an integration and filter timing sequence. Integration begins when the reset completes. Although the capacitors and switch are shown referenced to ground, in practice different reference voltages may be used for each of the capacitors and the reset switch in place of the ground.

[0063] During a normal integration interval, integration occurs on the integration capacitor **106** and split capacitor **108** only. Integration ends when the split switch **102** opens, as indicated by the falling split (SP) clock.

[0064] The SUM switch **104** closes following integration, allowing the charge on the split capacitor **108** to flow into the relatively larger sum capacitor **110**. This charge sharing performs filtering, with a time constant determined by the ratio of the capacitance of the split capacitor **108** to that of the sum capacitor **110**.

[0065] After summing, the integration capacitor **106** and split capacitor **108** are reset and integration is ready to begin again. The subframe timing is repeated as many times as desired to complete frame integration with desired levels of voltage gain and noise.

[0066] To summarize, switched capacitor filter subframe integration circuits **100** essentially create an effectively larger well than could be accomplished using a single well by filtering a number of short integration times for each frame. One disadvantage of this, however, is that such

circuits operated in accordance with prior art methods require a number of subframes to build the voltage of the sum capacitor **110** to near that of the integration level.

[0067] The switched capacitor filter subframe integration circuit **100** operating in accordance with methods taught by the present disclosure described by the chart in Figure 2B shows an alternate switched capacitor filter subframe integration circuit **100** timing that allows it to overcome this disadvantage while providing a better signal to noise ratio without sacrificing the inherent gain flexibility of this circuit.

[0068] The difference in behavior of the switched capacitor filter subframe integration circuit **100** operating in accordance with methods taught by the present disclosure described by Figure 2B is due to the first subframe being integrated on all capacitors (C_{int} **106**, C_{sp} **108**, and C_{sum} **110**) simultaneously. In embodiments, subframe integration time is increased to provide similar gain values when making use of capacitors having larger values of capacitance. In embodiments, the first subframe timing is made longer in accordance with the ratio:

$$F_{sint} = (C_{int} + C_{sp} + C_{sum}) / (C_{int} + C_{sp})$$

[0069] Where:

F_{sint} = First Subframe Interval (ms)

C_{int} = Capacitance of the integration capacitor **106**

C_{sp} = Capacitance of the split capacitor **108**

C_{sum} = Capacitance of the sum capacitor **110**

[0070] By adjusting the first subframe interval in accordance with this ratio, it is made to exactly match the gain of subsequent shorter subframes, which are similar to those of the prior art standard switched capacitor filter timing. Using this timing ratio, the sum capacitor **110**, from the start, is charged to its final value, assuming the integration current remains reasonably constant during the frame. Subsequent subframes are used to further reduce noise by providing further filtering. If the integration

current does vary, the switched capacitor filter subframe integration circuit 100 operated in accordance with this method provides the same gain as a switched capacitor filter subframe integration circuit 100 operated in accordance with prior art techniques.

[0071] By way of example, if a switched capacitor filter subframe integration circuit 100 is thought of as a running averager, the technique described herein could be thought of as starting the running average with the initial value, rather than starting from zero, as had been done in the past.

[0072] Now referring to Figure 3, the operation of both timing types is shown, as modeled in Mathcad, demonstrating the advantages of switched capacitor filter subframe integration circuits 100 operated in accordance with methods taught by the present disclosure using altered timing. Figure 3 shows a Mathcad model of the two methods (conventional v. present disclosure) of operating a switched capacitor filter subframe integration circuit 100. The plot shows switched capacitor output voltage as a function of subframe number. For this model, the combined capacitance of all the capacitors (C_{int} 106, C_{sp} 108, and C_{sum} 110) is double that of the integration capacitance ($C_{int} + C_{sp}$) alone, i.e. the capacitance of C_{sum} 110 is equal to the integration capacitance. This results in the first subframe of the high voltage timing in accordance with embodiments of the present disclosure taking twice as long to readout as the first subframe of the standard timing.

[0073] For the modeling shown in Figure 3, a 20% well fill is used to make read noise effects more apparent where the voltage gain is low. To maintain the same total integration time for both cases as a function of subframe number, the first subframe of the high voltage timing is divided into two subframes, with the first subframe having the value of the half-full well. This “half integration” value leads to the discontinuity associated with that point.

[0074] In Figure 3, the solid line ($V_{\text{sig}_n,10}$) is the standard timing where voltage increases gradually with the number of subframes. The dashed line ($V_{\text{sig_nt}_n,10}$) denotes high voltage timing in accordance with methods taught by the present disclosure where the voltage is set in the first double subframe up to the final value.

[0075] Following readout of the first subframe, the overall voltage level of the high voltage timing embodiment modeled in Figure 3 does not change significantly, since, in this simulation, the input signal is held constant. If the actual signal flux changed, the output would follow it just as it would for a regular switched capacitor filter.

[0076] Now referring to Figure 4, the noise output of a switched capacitor filter subframe integration circuit **100** as a function of subframes, including a read noise term, is shown. From this figure, it can be seen that noise starts relatively higher when employing high voltage timing in accordance with embodiments of the present disclosure (see dashed line, $V_{\text{noi_nt}_n,10}$), before asymptotically approaching the same value as conventional methods of operating switched capacitor filter subframe integration circuits **100** ($V_{\text{noi}_n,10}$) as the readout of additional subframes is completed. The step present in the high voltage timing portion of the graph is an artifact created by the data point being halfway through the 1st subframe of that embodiment; the high point is the first valid data point. As will be shown by Figure 5, despite the apparent noise advantage of prior art methods, when the SNR ratio of each method is taken into account, the superiority of the methods disclosed herein become clear.

[0077] Now referring to Figure 5, the signal to noise ratio of the switched capacitor filter output is shown, highlighting the improved performance of switched capacitor filter subframe integration circuits **100** using the methods taught by the present disclosure compared to those of the prior art. In this graph, a higher signal to noise ratio indicates better performance. Included on this graph, in addition to conventional and

modified methods, is a third case, an ideal integrator with readout noise (see long-dashed line, $\text{SNR}_{\text{Int_read}_n,10}$). This ideal case assumes that the input cell allows for a single integration capacitor big enough to integrate the entire time, which is not often the case. It represents the maximum theoretically-obtainable performance of such a circuit, especially in the case of a small number of subframes.

[0078] It can be seen in Figure 5 that high voltage timing (see short-dashed line, $\text{SNR_SCF_nt}_{n,10}$) bridges some of the performance gap between a switched capacitor filter subframe integration circuit 100 operated in accordance with prior art methods and the ideal integrator. For the first long subframe, the cases are identical, since the operation of the filter is exactly as one integration capacitor (the ideal case) up to that point. Following the first integration, performance of the switched capacitor filter subframe integration circuit 100 operated in accordance with the teachings of the present disclosure falls away slightly, but still improves on prior art methods of operating the switched capacitor filter subframe integration circuit 100. How long embodiments of the present disclosure maintain their performance benefit depends somewhat on the well fill, which is about 20% in the charted case shown in Figure 5.

[0079] In embodiments, a first integration occurs over approximately 2ms while subsequent integrations occur over approximately 1ms per integration.

[0080] In embodiments, a first integration occurs over approximately 2.9ms while subsequent integrations occur over approximately 1.45ms per integration.

[0081] Although the present disclosure primarily discusses readout circuits, the concepts discussed herein could be applied to any application using a switched capacitor filter for distinct short periods.

[0082] The foregoing description of the embodiments of the disclosure has been presented for the purposes of illustration and description. It is not

intended to be exhaustive or to limit the disclosure to the precise form disclosed. Many modifications and variations are possible in light of this disclosure. It is intended that the scope of the disclosure be limited not by this detailed description, but rather by the claims appended hereto.

CLAIMS

What is claimed is:

1 1. A method of operating a switched capacitor filter subframe
2 integration circuit comprising:

3 on a switched capacitor filter subframe integration circuit comprising
4 a split switch, a sum switch, an integration capacitor, a split
5 capacitor, and a sum capacitor:

6 closing all switches, thereby resetting all capacitors;

7 integrating a first subframe across all capacitors simultaneously;

8 resetting the integration capacitor and split capacitor;

9 integrating a second subframe on the integration capacitor and split
10 capacitor;

11 opening the split switch;

12 closing the sum switch, thereby allowing the charge on the split
13 capacitor to flow into the sum capacitor;

14 repeating the above steps pertaining to integrating the second
15 subframe as many times as desired to complete subframe
16 integration with desired levels of voltage gain and noise.

1 2. The method of claim 1 wherein the sum capacitor is larger than
2 the other capacitors.

1 3. The method of claim 1 wherein the integration time of the first
2 subframe is longer than that of subsequent subframes in accordance with
3 the ratio:

$$F_{\text{sint}} = (C_{\text{int}} + C_{\text{sp}} + C_{\text{sum}}) / (C_{\text{int}} + C_{\text{sp}})$$

5 Where:

6 F_{sint} = First Subframe Interval (ms)

7 C_{int} = Capacitance of the integration capacitor

8 C_{sp} = Capacitance of the split capacitor

9 C_{sum} = Capacitance of the sum capacitor

1 4. The method of claim 1 wherein the combined capacitance of all
2 capacitors is double that of the integration and split capacitors.

1 5. The method of claim 1 wherein integration time is scaled based
2 on the size of the sum capacitor relative to the integration and split
3 capacitors to maintain a desired gain.

1 6. The method of claim 1 wherein the integration time is
2 increased proportionately to the increase in capacitance to the switched
3 capacitor filter subframe integration circuit.

1 7. A method of operating a switched capacitor filter subframe
2 integration circuit comprising:

3 during a first integration interval, setting the voltage of a sum
4 capacitor equal to what is seen on an integration capacitor.

1 8. The method of claim 7 wherein the sum capacitor is larger than
2 other capacitors included on the integration circuit.

1 9. The method of claim 7 wherein the integration time of the first
2 subframe is longer than that of subsequent subframes in accordance with
3 the ratio:

$$4 \quad F_{sint} = (C_{int} + C_{sp} + C_{sum}) / (C_{int} + C_{sp})$$

5 Where:

6 F_{sint} = First Subframe Interval (ms)

7 C_{int} = Capacitance of an integration capacitor

8 C_{sp} = Capacitance of a split capacitor

9 C_{sum} = Capacitance of the sum capacitor

1 10. The method of claim 7 wherein the combined capacitance of all
2 capacitors present on the integration circuit is double that of an integration
3 capacitor and a split capacitor present thereon.

1 11. The method of claim 7 wherein integration time is scaled based
2 on the size of the sum capacitor relative to an integration capacitor and a
3 split capacitor present on the integration circuit to maintain a desired gain.

1 12. The method of claim 7 wherein integration time is increased
2 proportionately to increase in capacitance.

1 13. A method of operating a switched capacitor filter subframe
2 integration circuit comprising:

3 on a switched capacitor filter subframe integration circuit comprising
4 a split switch, a sum switch, an integration capacitor, a split
5 capacitor, and a sum capacitor, wherein the switched capacitor
6 filter subframe integration circuit is fixed to and in operative
7 communication with a pixel:

8 closing all switches, thereby resetting all capacitors;

9 integrating a first subframe across all capacitors simultaneously;

10 resetting the integration capacitor and split capacitor;

11 integrating a second subframe on the integration capacitor and split
12 capacitor;

13 opening the split switch;

14 closing the sum switch, thereby allowing the charge on the split
15 capacitor to flow into the sum capacitor;

16 repeating the above steps pertaining to integrating the second
17 subframe as many times as desired to complete subframe
18 integration with desired levels of voltage gain and noise.

1 14. The method of claim 13 wherein the sum capacitor is larger
2 than the other capacitors.

1 15. The method of claim 13 wherein the integration time of the
2 first subframe is longer than that of subsequent subframes in accordance
3 with the ratio:

$$F_{\text{sint}} = (C_{\text{int}} + C_{\text{sp}} + C_{\text{sum}}) / (C_{\text{int}} + C_{\text{sp}})$$

5 Where:

6 F_{sint} = First Subframe Interval (ms)

7 C_{int} = Capacitance of the integration capacitor

8 C_{sp} = Capacitance of the split capacitor

9 C_{sum} = Capacitance of the sum capacitor

1 16. The method of claim 13 wherein the combined capacitance of
2 all capacitors is double that of the integration and split capacitors.

1 17. The method of claim 13 wherein integration time is scaled
2 based on the size of the sum capacitor relative to the integration and split
3 capacitors to maintain a desired gain.

1 18. The method of claim 13 wherein the integration time is
2 increased proportionately to the increase in capacitance to the switched
3 capacitor filter subframe integration circuit.




Figure 1
(Prior Art)




Figure 2A
(Prior Art)




Figure 2B




Figure 3




Figure 4




Figure 5

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US2017/044133

A. CLASSIFICATION OF SUBJECT MATTER

IPC(8) - G06G 7/184; G06F 7/64; G06G 7/18; G06G 7/19 (2017.01)

CPC - G06G 7/184; G06F 7/64; G06G 7/18; G06G 7/19 (2017.08)

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

See Search History document

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

USPC - 327/336; 327/337; 327/554 (keyword delimited)

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

See Search History document

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2006/0125544 A1 (BRADY et al) 15 June 2006 (15.06.2006) entire document	1-18
A	US 2004/0193670 A1 (LANGAN et al) 30 September 2004 (30.09.2004) entire document	1-18
A	US 6,910,060 B2 (LANGAN et al) 21 June 2005 (21.06.2005) entire document	1-18
A	US 2013/0088594 A1 (WYLES et al) 11 April 2013 (11.04.2013) entire document	1-18

☐ Further documents are listed in the continuation of Box C.☐ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

23 September 2017

Date of mailing of the international search report

05 OCT 2017

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US, Commissioner for Patents

P.O. Box 1450, Alexandria, VA 22313-1450

Facsimile No. 571-273-8300

Authorized officer

Blaine R. Copenheaver

PCT Helpdesk: 571-272-4300

PCT OSP: 571-272-7774