

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
5 November 2009 (05.11.2009)

(10) International Publication Number
WO 2009/133944 A1

- (51) International Patent Classification:
H01L 27/146 (2006.01)
- (21) International Application Number:
PCT/JP2009/058531
- (22) International Filing Date:
23 April 2009 (23.04.2009)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
2008-119737 1 May 2008 (01.05.2008) JP
- (71) Applicant (for all designated States except US): **CANON KABUSHIKI KAISHA** [JP/JP]; 30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, 1468501 (JP).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): **YAMASHITA, Yuichiro** [JP/JP]; c/o CANON KABUSHIKI KAISHA, 30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, 1468501 (JP).
- (74) Agents: **OKABE, Masao** et al.; No. 602, Fuji Bldg., 2-3, Marunouchi 3-chome, Chiyoda-ku, Tokyo, 1000005 (JP).


- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published: — with international search report (Art. 21(3))

[Continued on next page]

(54) Title: SOLID-STATE IMAGING APPARATUS

FIG. 2



(57) Abstract: In the solid-state imaging apparatus, the carrier holding portion (102) is arranged at a position in a first direction (201) from a photoelectric conversion portion (101), a floating diffusion region (103) is arranged at a position in a second direction (202) perpendicular to the first direction from the carrier holding portion with a transfer portion (105) sandwiched between the floating diffusion region and the carrier holding portion, the carrier holding portion included in the first pixel is arranged between the photoelectric conversion portion included in the first pixel and the photoelectric conversion portion included in the second pixel, the carrier holding portion included in the first pixel is covered with a light shielding portion (303, 304), and the light shielding portion extends over a part of each of the photoelectric conversion portions included in the first and second pixels.

WO 2009/133944 A1

- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))*

DESCRIPTION

SOLID-STATE IMAGING APPARATUS

5 TECHNICAL FIELD

The present invention relates to an element layout of a solid-state imaging apparatus having pixels each including a carrier holding portion that accumulates a signal carrier generated by a photoelectric conversion
10 portion.

BACKGROUND ART

A known configuration of solid-state imaging apparatuses has pixels arranged two dimensionally. Among
15 such solid-state imaging apparatuses, configurations having electronic shutter functions have been known in order to start and finish accumulating signal carriers in all pixels at the same time. The configurations are exemplified in Japanese Patent Application Laid-Open No. 2006-246450
20 (hereinafter referred to as Patent Document 1) and Japanese Patent Application Laid-Open No. 2006-049743 (hereinafter referred to as Patent Document 2), for example.

For the electronic shutter functions, there are provided, separately from photoelectric conversion portions
25 that perform photoelectrical conversion, carrier holding portions that hold the photoelectrically converted carriers for predetermined time periods.

In the configurations discussed in Patent Document 1 and Patent Document 2, sufficient considerations have not been given in terms of optimizing potential structures within semiconductor substrates by layouts of elements within pixels and disposing light shielding portions for inhibiting light from being incident on carrier holding portions.

The present invention is directed to optimizing a potential structure on a semiconductor substrate in a solid-state imaging apparatus having pixels each including a carrier holding portion, for example, by suitably arranging elements constituting the pixel.

DISCLOSURE OF THE INVENTION

In view of the foregoing problems, a solid-state imaging apparatus according to the present invention includes a plurality of pixels arranged two dimensionally, in which each of the pixels includes a photoelectric conversion portion generating signal carriers, a carrier holding portion capable of holding the signal carriers having a semiconductor region of a first conductivity type capable of accumulating the signal carrier and a control electrode arranged over the semiconductor region sandwiching an insulating film between the semiconductor region and the control electrode, a floating diffusion region of a first conductivity type, and a transfer portion for controlling an electrical connection between the

semiconductor region of the first conductivity type and the floating diffusion region, in which within the same pixel, the semiconductor region of the first conductivity type is arranged at a position in a first direction from the photoelectric conversion portion, the floating diffusion region is arranged at a position in a second direction perpendicular to the first direction from the semiconductor region of the first conductivity type sandwiching the transfer portion between the floating diffusion region and the semiconductor region of the first conductivity type, the plurality of pixels include a first pixel and a second pixel arranged adjacent to the first pixel in the first direction, the semiconductor region of the first conductivity type included in the first pixel is arranged between the photoelectric conversion portions included in the first and second pixels, the carrier holding portion included in the first pixel is covered with a light shielding portion, and the light shielding portion extends over a part of each of photoelectric conversion portions of the first and second pixels.

Other features and advantages of the present invention will be apparent from the following description taken in conjunction with the accompanying drawings, in which like reference characters designate the same or similar parts throughout the figures thereof.

BREIF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a diagram for describing an example of a circuit diagram of a solid-state imaging apparatus.

FIG. 2 is a top view of a solid-state imaging apparatus according to a first embodiment.

5 FIG. 3 is a cross-sectional view of the solid-state imaging apparatus according to the first embodiment.

FIG. 4 is a cross-sectional view of a solid-state imaging apparatus according to a second embodiment.

The accompanying drawings, which are incorporated in
10 and constitute a part of the specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.

15 BEST MODE FOR CARRYING OUT THE INVENTION

(First Embodiment)

FIG. 1 is an example of a diagram of a pixel circuit in a solid-state imaging apparatus according to the present embodiment.

20 A photoelectric conversion portion 101 is a photodiode in this example. A carrier holding portion 102 can hold a signal carrier generated by the photoelectric conversion portion. A carrier-to-voltage conversion portion 103 converts the signal carrier into a voltage. A
25 first transfer portion 104 controls transfer of the carrier from the photoelectric conversion portion to the carrier holding portion. The first transfer portion 104 is a MOS

transistor in this example. The first transfer portion controls a potential as to the signal carrier at a signal carrier path between the photoelectric conversion portion and the carrier holding portion. In one configurations of
5 the first transfer portion, a control electrode may be provided to actively control a potential state to control signal carrier conduction. In another configuration of the first transfer portion, a signal carrier path may be in a buried channel structure with a potential gradient so that
10 a signal carrier moves from a photoelectric conversion portion to a carrier holding portion during a light exposing period. In the latter case, a control gate in the carrier holding portion (described later) can also be extended to a buried channel portion so that the same bias
15 as that applied to the carrier holding portion can be applied to the buried channel portion.

A second transfer portion 105 controls an electrical connection between the carrier holding portion and the carrier-to-voltage conversion portion. The second transfer
20 portion 105 can transfer the signal carrier from the carrier holding portion 102 to the carrier-to-voltage conversion portion 103. The second transfer portion 105 is a MOS transistor in this example. A reset portion 106 resets the carrier-to-voltage conversion portion. The
25 reset portion 106 is a MOS transistor in this example.

An amplifying transistor 107 is a MOS transistor in this example. The MOS transistor has its gate electrically

connected to the carrier-to-voltage conversion portion 103. The signal that has been converted into the voltage by the carrier-to-voltage conversion portion is amplified and is output outward. For example, the amplifying transistor 107,
5 together with a constant current source (not shown), constitutes a source follower circuit.

A selection portion 108 selects pixels arranged two dimensionally for each pixel row. The selection portion 108 is a MOS transistor in this example. A carrier
10 discharge control portion 109 can discharge the carrier generated by the photoelectric conversion portion outward. In this example, the carrier discharge control portion 109 is an overflow drain MOS transistor having a photoelectric conversion portion as its source. The carrier discharge
15 control portion 109 has a semiconductor region identical in polarity to the signal carrier generated by the photoelectric conversion portion as its source and has a semiconductor region supplied with a power supply voltage as its drain. The drain serves as a carrier discharge
20 portion.

Although one pixel includes all constructional elements in this example, multiple pixels may share an amplifying portion, a selection portion, and a reset portion.

25 The operations of the pixel circuit will be then described. First, after a carrier within the photoelectric conversion portion 101 is discharged to the carrier

discharge portion through the carrier discharge control portion 109, photoelectric conversion (a light exposing period) is started. When the signal carrier path between the photoelectric conversion portion 101 and the carrier holding portion 102 is in a buried channel structure, a signal carrier generated by the photoelectric conversion quickly moves to the carrier holding portion 102. The signal carrier remaining in the photoelectric conversion portion 101 immediately before the light exposing period is terminated is transferred to the carrier holding portion 102 through the first transfer portion 104.

Then, the signal carrier accumulated in the carrier holding portion 102 is transferred to the carrier-to-voltage conversion portion 103 through the second transfer portion 105 and is converted into a voltage. The voltage is amplified by the amplifying transistor 107 and is sequentially read out by the selection portion 108.

After the light exposing period is terminated, the carrier discharge control portion 109 is allowed to conduct, to make a potential at a carrier path between the photoelectric conversion portion and the carrier discharge portion lower than a potential at the carrier path between the photoelectric conversion portion and the carrier holding portion. The potential here means that for a signal carrier. This enables leakage of the signal carrier from the photoelectric conversion portion 101 to the carrier holding portion 102 to be controlled.

The configuration shown in FIG. 1 enables an operation for resetting the carrier in the photoelectric conversion portion 101, an operation for transferring the signal carrier from the photoelectric conversion portion 101 to the carrier holding portion 102, and an operation for allowing the carrier discharge portion 109 to conduct to be simultaneously performed for all the pixels. These operations achieve a so-called global electronic shutter.

FIG. 2 is a top view of pixels in the solid-state imaging apparatus according to the present embodiment. Although nine pixels are herein illustrated, more pixels may be arranged. Each pixel includes the constructional elements described in the circuit diagram shown in FIG. 1. Although each of regions is rectangular for purposes of illustration, each of the constructional elements is not rectangular. At least the constructional element is arranged in the region. Portions having the same functions as those shown in FIG. 1 are assigned the same reference numerals and hence, the detailed description thereof is omitted.

In FIG. 2, as a layout of the elements within the same pixel, the carrier holding portion 102 is arranged at a position in a first direction from the photoelectric conversion portion 101, and the carrier-to-voltage conversion portion 103 is arranged at a position in a second direction perpendicular to the first direction from the carrier holding portion 102 with the transfer portion

sandwiched therebetween.

Such a configuration enables the carrier-to-voltage conversion portion to be arranged between the carrier holding portions in the adjacent pixels without increasing the distance between the carrier-to-voltage conversion portion and the photoelectric conversion portion. This enables the optimization of the potential structure of the carrier holding portion and the reduction in pixel pitch.

The foregoing will be described in more detail. The carrier-to-voltage conversion portion includes a floating diffusion region (FD region) of a first conductivity type identical in polarity to a signal carrier. The FD region forms PN junction with a semiconductor region of a second conductivity type. The FD region is generally set to a high concentration (for example, an impurity concentration of 1×10^{19} to $1 \times 10^{20} \text{ cm}^{-3}$) and is reverse-biased to a high reset voltage (approximately a power supply voltage) so that a depletion layer greatly extends from the FD region. In such a state, when the FD region is brought closer to the photoelectric conversion portion, an end of the depletion layer extended from the FD region must be separated by a certain amount from the photoelectric conversion portion so that a reduction in the height of a potential barrier for the signal carrier can be restrained. Thus, the photo current from the photoelectric conversion portion to the FD region must be limited to a sufficiently negligible value. In such an element layout in which a

photoelectric conversion portion and a carrier-to-voltage conversion portion in adjacent pixels are close to each other, it is difficult to make a pixel pitch fine. Under the condition that a determined number of pixels are arranged in a generally determined area, the elements are arranged so as to make an opening of the photoelectric conversion portion as wide as possible. The width of an element isolation region may also be made as small as possible. Under such circumstances, if the linear arrangement of the photoelectric conversion portion, the carrier holding portion and the carrier-to-voltage conversion portion in the same pixel is repeatedly placed, the carrier-to-voltage conversion portion is arranged close to the photoelectric conversion portion in the adjacent pixel. In this case, the width of the element isolation region may be also expanded. This causes the pixel pitch to be made coarse (not fine), thereby making it difficult to satisfy the conditions such as the number of pixels. On the other hand, according to the present embodiment, an element isolation region having a relatively large width isolates the carrier-to-voltage conversion portion from the photoelectric conversion portion in the peripheral pixel. Furthermore, a MOS transistor or the like constituting the pixel may be arranged therebetween.

Here, the semiconductor region of a first conductivity type constituting the carrier holding portion has an impurity concentration (e.g., approximately 1×10^{17}

cm⁻³) lower than that of the FD region in terms of its characteristics, and is reverse-biased to a voltage lower than the voltage supplied to the FD region in many cases.

The configuration of the present embodiment enables
5 the distance between the carrier holding portion and the photoelectric conversion portion to be shortened. Therefore, the distance between the carrier holding portion from which a depletion region extends a relatively short length and the photoelectric conversion portion can be
10 shortened. As a result, the pixel pitch can be made fine.

This configuration is effective particularly for the pixel in which the carrier during the photoelectric conversion is transferred to the carrier holding portion and accumulated therein, since the signal carrier requires
15 to be inhibited from moving toward the portions other than the carrier holding portion. The reason for that requirement is that the movement of the signal carrier to the portions other than the carrier holding portion causes the reduction in the sensitivity of the pixel and the
20 variation in the pixel sensitivity depending on the amount of carrier held in the carrier holding portion and the total incident light quantity, resulting in nonlinearity of the sensitivity and a variation in the sensitivity due to the difference in the nonlinearity for each pixel.

25 Note that a similar problem exists with not only the FD region but also the drain region of the overflow drain MOS transistor 109. That is, the drain region also has a

high impurity concentration and is reverse-biased to the vicinity of the power supply voltage so that a depletion layer greatly extends therefrom. Therefore, the photoelectric conversion portion may be arranged so as not
5 to come closer to the drain region.

On the other hand, considering the function of the overflow drain, it may be brought closer to the photoelectric conversion portion. As further measures against that, it is possible to employ a structure for
10 discharging a carrier toward a substrate, which is called a vertical overflow drain, thereby eliminating the need to consider a positional relationship on a plane between the overflow drain and the photoelectric conversion portion, then enabling the pixel pitch to be further made fine.

15 In the present embodiment, there are provided a first pixel and a second pixel arranged adjacent to the first pixel in a first direction (in an upward direction in FIG. 2), where the pixel arranged in the lowermost part of a central column in FIG. 2 is referred to as a first pixel.
20 The carrier holding portion in the first pixel is arranged between the photoelectric conversion portions in the first and second pixels. The carrier holding portion included in the first pixel is covered with a light shielding portion 304, and the light shielding portion 304 extends over a
25 part of each of the photoelectric conversion portions included in the first and second pixels.

A control electrode in a carrier holding portion may

be formed of the same layer as that forming a transfer electrode constituting a first transfer portion in many cases. In this case, the respective thicknesses of the electrodes may be often equal to each other. Furthermore, 5 the transfer electrode constituting the first transfer portion and the control electrode in the carrier holding portion are formed on the same semiconductor substrate. Therefore, the respective thicknesses of the electrodes are also equal to each other. A light shielding portion is 10 deposited and patterned thereon so that optical symmetry in each of photoelectric conversion portions can be enhanced. Specifically, in FIG. 2, the carrier holding portion included in the first pixel is covered with a light shielding portion 303, and the light shielding portion 303 15 extends over a part of each of the photoelectric conversion portions included in the first and second pixels. Here, "optical symmetry" means that respective optical paths in pixels are translationally symmetric. Although the angles of incident light may differ depending on the position of a 20 pixel region, a light shielding portion is extended over a relatively flat photoelectric conversion portion, thereby making a pattern of the light shielding portion less likely to be affected by the underlying portions.

When the light shielding portion is patterned on an 25 underlying element isolation region, a light shielding pattern may, in some cases, vary in each of pixels because of the influence of the element isolation region

irrespective of an attempt to enhance optical symmetry. However, such an influence can be reduced according to the present embodiment.

FIG. 3 is a cross-sectional view taken along a dotted
5 line A - B denoted by reference numeral 305 in FIG. 2. Portions having the same functions as those shown in FIG. 2 are assigned the same reference numerals and hence, the detailed description thereof is omitted. A case where
10 electrons are used as a signal carrier will be now described. A case where holes are used as a signal carrier can be derived by reversing the conductivity type of each of semiconductor regions. The above-mentioned first and second conductivity types are respectively taken as an N type and a P type.

15 A P type semiconductor substrate 401 is provided. Alternatively, a P type semiconductor region arranged on an N type substrate may be provided. An N type semiconductor region 402 constitutes a part of the photoelectric
20 conversion portion. The N type semiconductor region 402 forms PN junction with the P type semiconductor substrate 401, to constitute a part of a photodiode.

A transfer electrode 403 constitutes a part of the first transfer portion 104. A voltage supplied to the transfer electrode 403 controls a potential for a signal
25 carrier at a signal carrier path between the N type semiconductor region 402 and an N type semiconductor region 405, described later.

The N type semiconductor region 405 can accumulate the signal carrier from the photoelectric conversion portion. A control electrode 404 controls a potential on a surface of the N type semiconductor region 405. The
5 control electrode 404 is arranged on the N type semiconductor region 405 with an insulating film sandwiched therebetween. The carrier holding portion 102 includes the control electrode 404 and the N type semiconductor region 405.

10 An element isolation region 406 isolates the N type semiconductor region 405 in the carrier holding portion in one pixel from the N type semiconductor region 402 in the photoelectric conversion portion in another pixel. Herein illustrated as an example of the element isolation region
15 406 is an isolation structure in which an insulator such as a silicon oxide is buried in a trench, which is referred to as STI (Shallow Trench Isolation).

A light shielding layer 407 covers the whole of the carrier holding portion 102, and extends over a part of
20 each of the photoelectric conversion portions included in the adjacent first and second pixels. Furthermore, the light shielding layer 407 covers the transfer electrode 403 and the control electrode 404.

Such a configuration enables a clearance formed
25 between a light shielding portion and a semiconductor substrate to be made significantly narrow thereby reducing leakage of light into the clearance.

As described in the foregoing, according to the present embodiment, in the configuration in which the pixel includes the carrier holding portion, the light shielding portion is extended to the photoelectric conversion portion without being patterned on the element isolation region, which allows production of pixels with fine pitches. In addition, the amount of light incident on the carrier holding portion can be reduced.

(Second Embodiment)

FIG. 4 is a cross-sectional view of a solid-state imaging apparatus according to the present embodiment. An available planar layout is the layout shown in FIG. 2. Portions having the same functions as those shown in FIG. 3 are assigned the same reference numerals and hence, the detailed description thereof is omitted.

In the present embodiment, the element isolation structure between an N type semiconductor region 405 in a carrier holding portion 102 in one pixel and an N type semiconductor region 402 in a photoelectric conversion portion 101 in another pixel is a PN junction isolation using a P type semiconductor region having a higher impurity concentration than that of a P type semiconductor substrate 401.

The element isolation structure using PN junction improves surface flatness more greatly than the structure in which an oxide film or the like is buried. This enables a change in the height of a control electrode 404 in the

carrier holding portion to be further restrained, making it
easy to form a light shielding portion to be arranged
thereabove. Furthermore, in contrast to the case of using
isolation structure made of silicon oxide, photoelectrons
5 that have reached a P type semiconductor region in an
isolation portion are absorbed upon being coupled to holes
acting as a majority carrier after photoelectric conversion
before reaching the carrier holding portion. Therefore,
the light shielding performance can be further improved.

10 This application claims the benefit of Japanese
Patent Application No. 2008-119737, filed May 1, 2008,
which is hereby incorporated by reference herein in its
entirety.

15

20

25

CLAIMS

1. A solid-state imaging apparatus comprising a plurality of pixels arranged two dimensionally on a semiconductor substrate, wherein
- 5 each of the pixels includes
- a photoelectric conversion portion generating signal carriers;
- a carrier holding portion capable of holding the signal carriers having a semiconductor region of a first
- 10 conductivity type capable of accumulating the signal carriers and a control electrode arranged over the semiconductor region sandwiching an insulating film between the semiconductor region and the control electrode;
- a floating diffusion region of a first conductivity
- 15 type; and
- a transfer portion for controlling an electrical connection between the semiconductor region of the first conductivity type and the floating diffusion region,
- wherein
- 20 within the same pixel, the semiconductor region of the first conductivity type is arranged at apposition in a first direction from the photoelectric conversion portion, the floating diffusion region is arranged at a position in a second direction perpendicular to the first direction
- 25 from the semiconductor region of the first conductivity type sandwiching the transferring portion between the floating diffusion region and the semiconductor region of

the first conductivity type, the plurality of pixels includes a first pixel and a second pixel arranged in adjacent to the first pixel in the first direction, the semiconductor region of the first conductivity type included in the first pixel is arranged between the photoelectric conversion portions included in the first and second pixels, the carrier holding portion included in the first pixel is covered with a light shielding portion, and the light shielding portion extend over a part of each of photoelectric conversion portions of the first and second pixels.

2. The solid-state imaging apparatus according to claim 1, wherein

the semiconductor region of a first conductivity type has an impurity concentration not larger than an impurity concentration of the floating diffusion region.

3. The solid-state imaging apparatus according to claim 2, wherein

the semiconductor region of a first conductivity type and the floating diffusion region form PN junction with a semiconductor region of a second conductivity type, and a width of a depletion layer extending from the semiconductor region of a first conductivity type is not larger than a width of a depletion layer extending from the floating diffusion region.

4. The solid-state imaging apparatus according to claim 1, wherein

an element isolation region is arranged between the semiconductor region of a first conductivity type in the first pixel and the photoelectric conversion portion of the second pixel, and the light shielding portion covers a part
5 of the element isolation region.

5. The solid-state imaging apparatus according to claim 4, wherein

the element isolation region comprises a PN junction isolation.

10 6. The solid-state imaging apparatus according to claim 1, wherein

the pixel has an amplifying portion, and the floating diffusion region is electrically connected to the amplifying portion.

15 7. The solid-state imaging apparatus according to claim 1, further comprising

a carrier discharging portion for discharging the carrier in the photoelectric conversion portion, such that, during a light exposing period, a potential as to the
20 signal carrier at a path between the photoelectric conversion portion and the carrier holding portion is lower than a potential as to the signal carrier at a path between the photoelectric conversion portion and the carrier discharging port.

25 8. The solid-state imaging apparatus according to claim 7, wherein

the path between the photoelectric conversion portion

and the carrier holding portion is in a buried channel structure.

9. A solid-state imaging apparatus comprising a plurality of pixels arranged two dimensionally on a semiconductor substrate, wherein

5 each of the pixels includes a photoelectric conversion portion generating a signal carrier;

10 a carrier holding portion capable of holding the signal carrier having a semiconductor region of a first conductivity type capable of accumulating the signal carrier and a control electrode arranged over the semiconductor region sandwiching an insulating film between the semiconductor region and the control electrode;

15 a floating diffusion region of a first conductivity type; and

a transfer portion for controlling an electrical connection between the semiconductor region of the first conductivity type and the floating diffusion region,

20 wherein

within the same pixel, the semiconductor region of the first conductivity type is arranged at apposition in a first direction from the photoelectric conversion portion, the floating diffusion region is arranged at a position in a second direction perpendicular to the first direction from the semiconductor region of the first conductivity type sandwiching the transferring portion between the

floating diffusion region and the semiconductor region of the first conductivity type, the plurality of pixels includes a first pixel and a second pixel arranged in adjacent to the first pixel in the first direction, the
5 semiconductor region of the first conductivity type included in the first pixel is arranged between the photoelectric conversion portions included in the first and second pixels, the carrier holding portion included in the first pixel is covered with a light shielding portion, and
10 the light shielding portion extend over a part of each of photoelectric conversion portions of the first and second pixels,

the semiconductor region of a first conductivity type has an impurity concentration not larger than an impurity
15 concentration of the floating diffusion region,

the semiconductor region of a first conductivity type and the floating diffusion region form PN junction with a semiconductor region of a second conductivity type, and a width of a depletion layer extending from the semiconductor
20 region of a first conductivity type is not larger than a width of a depletion layer extending from the floating diffusion region, and

the path between the photoelectric conversion portion and the carrier holding portion is in a buried channel
25 structure.

FIG. 1




FIG. 2




FIG. 3





FIG. 4



INTERNATIONAL SEARCH REPORT

International application No

PCT/JP2009/058531

A. CLASSIFICATION OF SUBJECT MATTER
INV. H01L27/146

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	JP 2004 335882 A (NIPPON KOGAKU KK) 25 November 2004 (2004-11-25) *abstract* paragraphs [0017] - [0022], [0027] - [0032] figures 1-3,5-7	1-9
Y	WO 2007/142171 A (NIPPON KOGAKU KK [JP]; SUZUKI SATOSHI [JP]; TEZUKA YOJIRO [JP]; OHKOUC) 13 December 2007 (2007-12-13) page 14, line 4 - page 21, line 13 figures 2-5 & EP 2 037 672 A (NIPPON KOGAKU KK [JP]) 18 March 2009 (2009-03-18) paragraphs [0050] - [0076] figures 2-5 ----- -/--	1-9

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

8 September 2009

Date of mailing of the international search report

17/09/2009

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Markmann, Markus

INTERNATIONAL SEARCH REPORT

International application No

PCT/JP2009/058531

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	EP 0 809 303 A (EASTMAN KODAK CO [US]) 26 November 1997 (1997-11-26) column 1, lines 32-34, 49-56 column 4, lines 20-44 -----	1-9
Y	EP 1 727 205 A (DIALOG SEMICONDUCTOR GMBH [DE]) 29 November 2006 (2006-11-29) paragraph [0043] figure 5 -----	4,5
A	US 2005/110093 A1 (ALTICE PETER P JR [US] ET AL ALTICE JR PETER P [US] ET AL) 26 May 2005 (2005-05-26) paragraphs [0029] - [0033], [0035] - [0041] figures 3,4 -----	1-9

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/JP2009/058531

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
JP 2004335882	A	25-11-2004	JP 4300872 B2	22-07-2009
WO 2007142171	A	13-12-2007	CN 101461230 A	17-06-2009
			EP 2037672 A1	18-03-2009
			JP 2007325139 A	13-12-2007
			US 2009086063 A1	02-04-2009
EP 2037672	A	18-03-2009	CN 101461230 A	17-06-2009
			JP 2007325139 A	13-12-2007
			WO 2007142171 A1	13-12-2007
			US 2009086063 A1	02-04-2009
EP 0809303	A	26-11-1997	DE 69736621 T2	13-09-2007
			JP 10070261 A	10-03-1998
			JP 2004297089 A	21-10-2004
			JP 2008109154 A	08-05-2008
			JP 2008300879 A	11-12-2008
			US 5986297 A	16-11-1999
EP 1727205	A	29-11-2006	US 2006267053 A1	30-11-2006
US 2005110093	A1	26-05-2005	US 2009108174 A1	30-04-2009
			US 2007018267 A1	25-01-2007